summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorReinUsesLisp <reinuseslisp@airmail.cc>2018-12-20 23:57:09 -0300
committerReinUsesLisp <reinuseslisp@airmail.cc>2019-01-15 17:54:50 -0300
commit06cb910c6d9b0be664db4305f90974198f84ae98 (patch)
treeb1e194f9b560bdbb97d2334363ddf63dfd336e49
parent5e6a0a08c14df8e1993f4f72b1bbfd388a5ea48e (diff)
shader_decode: Stub RRO_C, RRO_R and RRO_IMM
-rw-r--r--src/video_core/shader/decode/arithmetic.cpp9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/video_core/shader/decode/arithmetic.cpp b/src/video_core/shader/decode/arithmetic.cpp
index 0b6654397..9f8c27b3e 100644
--- a/src/video_core/shader/decode/arithmetic.cpp
+++ b/src/video_core/shader/decode/arithmetic.cpp
@@ -140,6 +140,15 @@ u32 ShaderIR::DecodeArithmetic(BasicBlock& bb, u32 pc) {
Operation(OperationCode::Select, NO_PRECISE, condition, min, max));
break;
}
+ case OpCode::Id::RRO_C:
+ case OpCode::Id::RRO_R:
+ case OpCode::Id::RRO_IMM: {
+ // Currently RRO is only implemented as a register move.
+ op_b = GetOperandAbsNegFloat(op_b, instr.alu.abs_b, instr.alu.negate_b);
+ SetRegister(bb, instr.gpr0, op_b);
+ LOG_WARNING(HW_GPU, "RRO instruction is incomplete");
+ break;
+ }
default:
UNIMPLEMENTED_MSG("Unhandled arithmetic instruction: {}", opcode->get().GetName());
}