summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorBunnaroath Sou <35707615+bsousi5@users.noreply.github.com>2019-01-09 16:18:36 -0800
committerGitHub <noreply@github.com>2019-01-09 16:18:36 -0800
commitd61b6ca0a55b3da31a390b0e8d62d4135e92bd42 (patch)
treefbc3183dfb8fa4d125254204a799356d13a43f4c
parent16b85ad35664f00a1d23cc23d222dd1075683b5c (diff)
parentc5ddb8c8dcfdf6e424ac3c7df1b0f0da0129cd60 (diff)
Merge pull request #138 from sifive/mee-interrupt
Update DTS and freedom-mee to support interrupt
-rw-r--r--bsp/coreip-e31-arty/design.dts72
-rw-r--r--bsp/coreip-e31-arty/mee.h385
-rw-r--r--bsp/coreip-e31/design.dts2
-rw-r--r--bsp/coreip-e31/mee.h306
-rw-r--r--bsp/coreip-s51-arty/design.dts72
-rw-r--r--bsp/coreip-s51-arty/mee.h385
-rw-r--r--bsp/coreip-s51/design.dts2
-rw-r--r--bsp/coreip-s51/mee.h434
-rw-r--r--bsp/freedom-e310-arty/mee.h187
-rw-r--r--bsp/sifive-hifive1/mee.h190
m---------freedom-mee0
11 files changed, 2035 insertions, 0 deletions
diff --git a/bsp/coreip-e31-arty/design.dts b/bsp/coreip-e31-arty/design.dts
index fcefbb7..3e12f77 100644
--- a/bsp/coreip-e31-arty/design.dts
+++ b/bsp/coreip-e31-arty/design.dts
@@ -68,6 +68,7 @@
reg-names = "mem";
};
L9: global-external-interrupts {
+ compatible = "sifive,global-external-interrupts0";
interrupt-parent = <&L0>;
interrupts = <1 2 3 4>;
};
@@ -94,6 +95,7 @@
reg-names = "mem";
};
L10: local-external-interrupts-0 {
+ compatible = "sifive,local-external-interrupts0";
interrupt-parent = <&L3>;
interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31>;
};
@@ -119,6 +121,76 @@
reg = <0x20004000 0x1000 0x40000000 0x20000000>;
reg-names = "control", "mem";
};
+ led@0red {
+ compatible = "sifive,gpio-leds";
+ label = "LD0red";
+ gpios = <&L13 0>;
+ linux,default-trigger = "none";
+ };
+ led@0green {
+ compatible = "sifive,gpio-leds";
+ label = "LD0green";
+ gpios = <&L13 1>;
+ linux,default-trigger = "none";
+ };
+ led@0blue {
+ compatible = "sifive,gpio-leds";
+ label = "LD0blue";
+ gpios = <&L13 2>;
+ linux,default-trigger = "none";
+ };
+ button@0 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN0";
+ gpios = <&L13 4>;
+ interrupts-extended = <&L10 4>;
+ linux,code = "none";
+ };
+ button@1 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN1";
+ gpios = <&L13 5>;
+ interrupts-extended = <&L10 5>;
+ linux,code = "none";
+ };
+ button@2 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN2";
+ gpios = <&L13 6>;
+ interrupts-extended = <&L10 6>;
+ linux,code = "none";
+ };
+ button@3 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN3";
+ gpios = <&L13 7>;
+ interrupts-extended = <&L10 7>;
+ linux,code = "none";
+ };
+ switch@0 {
+ compatible = "sifive,gpio-switches";
+ label = "SW0";
+ interrupts-extended = <&L9 0>;
+ linux,code = "none";
+ };
+ switch@1 {
+ compatible = "sifive,gpio-switches";
+ label = "SW1";
+ interrupts-extended = <&L9 1>;
+ linux,code = "none";
+ };
+ switch@2 {
+ compatible = "sifive,gpio-switches";
+ label = "SW2";
+ interrupts-extended = <&L9 2>;
+ linux,code = "none";
+ };
+ switch@3 {
+ compatible = "sifive,gpio-switches";
+ label = "SW3";
+ interrupts-extended = <&L10 3>;
+ linux,code = "none";
+ };
L7: teststatus@4000 {
compatible = "sifive,test0";
reg = <0x4000 0x1000>;
diff --git a/bsp/coreip-e31-arty/mee.h b/bsp/coreip-e31-arty/mee.h
index 9f89a75..0c1a366 100644
--- a/bsp/coreip-e31-arty/mee.h
+++ b/bsp/coreip-e31-arty/mee.h
@@ -1,12 +1,66 @@
#ifndef ASSEMBLY
+
+#ifndef COREIP_E31_ARTY__MEE_H
+#define COREIP_E31_ARTY__MEE_H
+
+#define __MEE_CLINT_2000000_INTERRUPTS 2
+#define MEE_MAX_CLINT_INTERRUPTS __MEE_CLINT_2000000_INTERRUPTS
+
+#define __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS 1
+#define MEE_MAX_PLIC_INTERRUPTS __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS
+
+#define __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS 16
+#define MEE_MAX_LOCAL_EXT_INTERRUPTS __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS
+
+#define __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS 4
+#define MEE_MAX_GLOBAL_EXT_INTERRUPTS __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS
+
+#define __MEE_GPIO_20002000_INTERRUPTS 16
+#define MEE_MAX_GPIO_INTERRUPTS __MEE_GPIO_20002000_INTERRUPTS
+
+#define __MEE_SERIAL_20000000_INTERRUPTS 1
+#define MEE_MAX_UART_INTERRUPTS __MEE_SERIAL_20000000_INTERRUPTS
+
+#include <mee/drivers/riscv,cpu.h>
+#include <mee/drivers/riscv,clint0.h>
+#include <mee/drivers/riscv,plic0.h>
#include <mee/drivers/fixed-clock.h>
#include <mee/drivers/sifive,gpio0.h>
#include <mee/drivers/sifive,uart0.h>
+#include <mee/drivers/sifive,local-external-interrupts0.h>
+#include <mee/drivers/sifive,global-external-interrupts0.h>
+#include <mee/drivers/sifive,gpio-leds.h>
+#include <mee/drivers/sifive,gpio-buttons.h>
+#include <mee/drivers/sifive,gpio-switches.h>
#include <mee/drivers/sifive,test0.h>
+/* From cpu@0 */
+asm (".weak __mee_dt_cpu_0");
+struct __mee_driver_cpu __mee_dt_cpu_0;
+
+/* From clint@2000000 */
+asm (".weak __mee_dt_clint_2000000");
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000;
+
+/* From interrupt_controller@c000000 */
+asm (".weak __mee_dt_interrupt_controller_c000000");
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000;
+
+/* From interrupt_controller */
+asm (".weak __mee_dt_interrupt_controller");
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller;
+
/* From clock@0 */
asm (".weak __mee_dt_clock_0");
struct __mee_driver_fixed_clock __mee_dt_clock_0;
+/* From local_external_interrupts_0 */
+asm (".weak __mee_dt_local_external_interrupts_0");
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0;
+
+/* From global_external_interrupts */
+asm (".weak __mee_dt_global_external_interrupts");
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts;
+
/* From gpio@20002000 */
asm (".weak __mee_dt_gpio_20002000");
struct __mee_driver_sifive_gpio0 __mee_dt_gpio_20002000;
@@ -15,10 +69,67 @@ struct __mee_driver_sifive_gpio0 __mee_dt_gpio_20002000;
asm (".weak __mee_dt_serial_20000000");
struct __mee_driver_sifive_uart0 __mee_dt_serial_20000000;
+/* From led@0red */
+asm (".weak __mee_dt_led_0red");
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0red;
+
+/* From led@0green */
+asm (".weak __mee_dt_led_0green");
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0green;
+
+/* From led@0blue */
+asm (".weak __mee_dt_led_0blue");
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0blue;
+
+/* From button@0 */
+asm (".weak __mee_dt_button_0");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_0;
+
+/* From button@1 */
+asm (".weak __mee_dt_button_1");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_1;
+
+/* From button@2 */
+asm (".weak __mee_dt_button_2");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_2;
+
+/* From button@3 */
+asm (".weak __mee_dt_button_3");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_3;
+
+/* From switch@0 */
+asm (".weak __mee_dt_switch_0");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_0;
+
+/* From switch@1 */
+asm (".weak __mee_dt_switch_1");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_1;
+
+/* From switch@2 */
+asm (".weak __mee_dt_switch_2");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_2;
+
+/* From switch@3 */
+asm (".weak __mee_dt_switch_3");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_3;
+
/* From teststatus@4000 */
asm (".weak __mee_dt_teststatus_4000");
struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000;
+/* From cpu@0 */
+struct __mee_driver_cpu __mee_dt_cpu_0 = {
+ .vtable = &__mee_driver_vtable_cpu,
+ .cpu.vtable = &__mee_driver_vtable_cpu.cpu_vtable,
+ .timebase = 1000000UL,
+ .interrupt_controller = &__mee_dt_interrupt_controller.controller,
+};
+
+/* From cpu@0 */
+#define __MEE_DT_RISCV_CPU_HANDLE (&__mee_dt_cpu_0.cpu)
+
+#define __MEE_DT_CPU_0_HANDLE (&__mee_dt_cpu_0.cpu)
+
/* From clock@0 */
struct __mee_driver_fixed_clock __mee_dt_clock_0 = {
.vtable = &__mee_driver_vtable_fixed_clock,
@@ -26,11 +137,129 @@ struct __mee_driver_fixed_clock __mee_dt_clock_0 = {
.rate = 32500000UL,
};
+/* From interrupt_controller */
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller = {
+ .vtable = &__mee_driver_vtable_riscv_cpu_intc,
+ .controller.vtable = &__mee_driver_vtable_riscv_cpu_intc.controller_vtable,
+ .init_done = 0,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller */
+#define __MEE_DT_RISCV_CPU_INTC_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+/* From clint@2000000 */
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000 = {
+ .vtable = &__mee_driver_vtable_riscv_clint0,
+ .clint.vtable = &__mee_driver_vtable_riscv_clint0.clint_vtable,
+ .control_base = 33554432UL,
+ .control_size = 65536UL,
+ .init_done = 0,
+ .num_interrupts = MEE_MAX_CLINT_INTERRUPTS,
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_lines[0] = 3,
+ .interrupt_lines[1] = 7,
+};
+
+/* From clint@2000000 */
+#define __MEE_DT_RISCV_CLINT0_HANDLE (&__mee_dt_clint_2000000.clint)
+
+#define __MEE_DT_CLINT_2000000_HANDLE (&__mee_dt_clint_2000000.clint)
+
+/* From local_external_interrupts_0 */
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0 = {
+ .vtable = &__mee_driver_vtable_sifive_local_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_local_external_interrupts0.local0_vtable,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .num_interrupts = MEE_MAX_LOCAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 16,
+ .interrupt_lines[1] = 17,
+ .interrupt_lines[2] = 18,
+ .interrupt_lines[3] = 19,
+ .interrupt_lines[4] = 20,
+ .interrupt_lines[5] = 21,
+ .interrupt_lines[6] = 22,
+ .interrupt_lines[7] = 23,
+ .interrupt_lines[8] = 24,
+ .interrupt_lines[9] = 25,
+ .interrupt_lines[10] = 26,
+ .interrupt_lines[11] = 27,
+ .interrupt_lines[12] = 28,
+ .interrupt_lines[13] = 29,
+ .interrupt_lines[14] = 30,
+ .interrupt_lines[15] = 31,
+};
+
+/* From local_external_interrupts_0 */
+#define __MEE_DT_SIFIVE_LOCAL_EXINTR0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+#define __MEE_DT_LOCAL_EXTERNAL_INTERRUPTS_0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+/* From interrupt_controller@c000000 */
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000 = {
+ .vtable = &__mee_driver_vtable_riscv_plic0,
+ .plic0.vtable = &__mee_driver_vtable_riscv_plic0.controller_vtable,
+ .init_done = 0,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_line = 11UL,
+ .control_base = 201326592UL,
+ .control_size = 67108864UL,
+ .max_priority = 7UL,
+ .num_interrupts = 26UL,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller@c000000 */
+#define __MEE_DT_RISCV_PLIC0_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_C000000_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+/* From global_external_interrupts */
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts = {
+ .vtable = &__mee_driver_vtable_sifive_global_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_global_external_interrupts0.global0_vtable,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GLOBAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 1,
+ .interrupt_lines[1] = 2,
+ .interrupt_lines[2] = 3,
+ .interrupt_lines[3] = 4,
+};
+
+/* From global_external_interrupts */
+#define __MEE_DT_SIFIVE_GLOBAL_EXINTR0_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
+#define __MEE_DT_GLOBAL_EXTERNAL_INTERRUPTS_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
/* From gpio@20002000 */
struct __mee_driver_sifive_gpio0 __mee_dt_gpio_20002000 = {
.vtable = &__mee_driver_vtable_sifive_gpio0,
.base = 536879104UL,
.size = 4096UL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GPIO_INTERRUPTS,
+ .interrupt_lines[0] = 7,
+ .interrupt_lines[1] = 8,
+ .interrupt_lines[2] = 9,
+ .interrupt_lines[3] = 10,
+ .interrupt_lines[4] = 11,
+ .interrupt_lines[5] = 12,
+ .interrupt_lines[6] = 13,
+ .interrupt_lines[7] = 14,
+ .interrupt_lines[8] = 15,
+ .interrupt_lines[9] = 16,
+ .interrupt_lines[10] = 17,
+ .interrupt_lines[11] = 18,
+ .interrupt_lines[12] = 19,
+ .interrupt_lines[13] = 20,
+ .interrupt_lines[14] = 21,
+ .interrupt_lines[15] = 22,
};
/* From serial@20000000 */
@@ -42,6 +271,121 @@ struct __mee_driver_sifive_uart0 __mee_dt_serial_20000000 = {
/* From clock@0 */
.clock = &__mee_dt_clock_0.clock,
.pinmux = NULL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_UART_INTERRUPTS,
+ .interrupt_line = 5UL,
+};
+
+/* From led@0red */
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0red = {
+ .vtable = &__mee_driver_vtable_sifive_led,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 0UL,
+ .label = "LD0red",
+};
+
+/* From led@0green */
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0green = {
+ .vtable = &__mee_driver_vtable_sifive_led,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 1UL,
+ .label = "LD0green",
+};
+
+/* From led@0blue */
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0blue = {
+ .vtable = &__mee_driver_vtable_sifive_led,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 2UL,
+ .label = "LD0blue",
+};
+
+/* From button@0 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_0 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 4UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 4UL,
+ .label = "BTN0",
+};
+
+/* From button@1 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_1 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 5UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 5UL,
+ .label = "BTN1",
+};
+
+/* From button@2 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_2 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 6UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 6UL,
+ .label = "BTN2",
+};
+
+/* From button@3 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_3 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 7UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 7UL,
+ .label = "BTN3",
+};
+
+/* From switch@0 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_0 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From global_external_interrupts */
+ .interrupt_parent = &__mee_dt_global_external_interrupts.irc,
+ .interrupt_line = 0UL,
+ .label = "SW0",
+};
+
+/* From switch@1 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_1 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From global_external_interrupts */
+ .interrupt_parent = &__mee_dt_global_external_interrupts.irc,
+ .interrupt_line = 1UL,
+ .label = "SW1",
+};
+
+/* From switch@2 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_2 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From global_external_interrupts */
+ .interrupt_parent = &__mee_dt_global_external_interrupts.irc,
+ .interrupt_line = 2UL,
+ .label = "SW2",
+};
+
+/* From switch@3 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_3 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 3UL,
+ .label = "SW3",
};
/* From teststatus@4000 */
@@ -54,7 +398,48 @@ struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000 = {
/* From teststatus@4000 */
#define __MEE_DT_SHUTDOWN_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
+#define __MEE_DT_TESTSTATUS_4000_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
/* From serial@20000000 */
#define __MEE_DT_STDOUT_UART_HANDLE (&__mee_dt_serial_20000000.uart)
+
+#define __MEE_DT_SERIAL_20000000_HANDLE (&__mee_dt_serial_20000000.uart)
+
#define __MEE_DT_STDOUT_UART_BAUD 115200
+
+#define __MEE_DT_MAX_HARTS 1
+
+asm (".weak __mee_cpu_table");
+struct __mee_driver_cpu *__mee_cpu_table[] = {
+ &__mee_dt_cpu_0};
+
+#define __MEE_DT_MAX_LEDS 3
+
+asm (".weak __mee_led_table");
+struct __mee_driver_sifive_gpio_led *__mee_led_table[] = {
+ &__mee_dt_led_0red,
+ &__mee_dt_led_0green,
+ &__mee_dt_led_0blue};
+
+#define __MEE_DT_MAX_BUTTONS 4
+
+asm (".weak __mee_button_table");
+struct __mee_driver_sifive_gpio_button *__mee_button_table[] = {
+ &__mee_dt_button_0,
+ &__mee_dt_button_1,
+ &__mee_dt_button_2,
+ &__mee_dt_button_3};
+
+#define __MEE_DT_MAX_SWITCHES 4
+
+asm (".weak __mee_switch_table");
+struct __mee_driver_sifive_gpio_switch *__mee_switch_table[] = {
+ &__mee_dt_switch_0,
+ &__mee_dt_switch_1,
+ &__mee_dt_switch_2,
+ &__mee_dt_switch_3};
+
+#endif /*MEE__MACHINE__COREIP_E31_ARTY__MEE_H*/
+
#endif/*ASSEMBLY*/
diff --git a/bsp/coreip-e31/design.dts b/bsp/coreip-e31/design.dts
index 3884085..3411ccf 100644
--- a/bsp/coreip-e31/design.dts
+++ b/bsp/coreip-e31/design.dts
@@ -68,6 +68,7 @@
reg-names = "mem";
};
L9: global-external-interrupts {
+ compatible = "sifive,global-external-interrupts0";
interrupt-parent = <&L0>;
interrupts = <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127>;
};
@@ -87,6 +88,7 @@
reg-names = "mem";
};
L10: local-external-interrupts-0 {
+ compatible = "sifive,local-external-interrupts0";
interrupt-parent = <&L3>;
interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31>;
};
diff --git a/bsp/coreip-e31/mee.h b/bsp/coreip-e31/mee.h
index 39520a3..b261a48 100644
--- a/bsp/coreip-e31/mee.h
+++ b/bsp/coreip-e31/mee.h
@@ -1,9 +1,289 @@
#ifndef ASSEMBLY
+
+#ifndef COREIP_E31__MEE_H
+#define COREIP_E31__MEE_H
+
+#define __MEE_CLINT_2000000_INTERRUPTS 2
+#define MEE_MAX_CLINT_INTERRUPTS __MEE_CLINT_2000000_INTERRUPTS
+
+#define __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS 1
+#define MEE_MAX_PLIC_INTERRUPTS __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS
+
+#define __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS 16
+#define MEE_MAX_LOCAL_EXT_INTERRUPTS __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS
+
+#define __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS 127
+#define MEE_MAX_GLOBAL_EXT_INTERRUPTS __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS
+
+#include <mee/drivers/riscv,cpu.h>
+#include <mee/drivers/riscv,clint0.h>
+#include <mee/drivers/riscv,plic0.h>
+#include <mee/drivers/sifive,local-external-interrupts0.h>
+#include <mee/drivers/sifive,global-external-interrupts0.h>
#include <mee/drivers/sifive,test0.h>
+/* From cpu@0 */
+asm (".weak __mee_dt_cpu_0");
+struct __mee_driver_cpu __mee_dt_cpu_0;
+
+/* From clint@2000000 */
+asm (".weak __mee_dt_clint_2000000");
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000;
+
+/* From interrupt_controller@c000000 */
+asm (".weak __mee_dt_interrupt_controller_c000000");
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000;
+
+/* From interrupt_controller */
+asm (".weak __mee_dt_interrupt_controller");
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller;
+
+/* From local_external_interrupts_0 */
+asm (".weak __mee_dt_local_external_interrupts_0");
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0;
+
+/* From global_external_interrupts */
+asm (".weak __mee_dt_global_external_interrupts");
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts;
+
/* From teststatus@4000 */
asm (".weak __mee_dt_teststatus_4000");
struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000;
+/* From cpu@0 */
+struct __mee_driver_cpu __mee_dt_cpu_0 = {
+ .vtable = &__mee_driver_vtable_cpu,
+ .cpu.vtable = &__mee_driver_vtable_cpu.cpu_vtable,
+ .timebase = 1000000UL,
+ .interrupt_controller = &__mee_dt_interrupt_controller.controller,
+};
+
+/* From cpu@0 */
+#define __MEE_DT_RISCV_CPU_HANDLE (&__mee_dt_cpu_0.cpu)
+
+#define __MEE_DT_CPU_0_HANDLE (&__mee_dt_cpu_0.cpu)
+
+/* From interrupt_controller */
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller = {
+ .vtable = &__mee_driver_vtable_riscv_cpu_intc,
+ .controller.vtable = &__mee_driver_vtable_riscv_cpu_intc.controller_vtable,
+ .init_done = 0,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller */
+#define __MEE_DT_RISCV_CPU_INTC_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+/* From clint@2000000 */
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000 = {
+ .vtable = &__mee_driver_vtable_riscv_clint0,
+ .clint.vtable = &__mee_driver_vtable_riscv_clint0.clint_vtable,
+ .control_base = 33554432UL,
+ .control_size = 65536UL,
+ .init_done = 0,
+ .num_interrupts = MEE_MAX_CLINT_INTERRUPTS,
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_lines[0] = 3,
+ .interrupt_lines[1] = 7,
+};
+
+/* From clint@2000000 */
+#define __MEE_DT_RISCV_CLINT0_HANDLE (&__mee_dt_clint_2000000.clint)
+
+#define __MEE_DT_CLINT_2000000_HANDLE (&__mee_dt_clint_2000000.clint)
+
+/* From local_external_interrupts_0 */
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0 = {
+ .vtable = &__mee_driver_vtable_sifive_local_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_local_external_interrupts0.local0_vtable,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .num_interrupts = MEE_MAX_LOCAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 16,
+ .interrupt_lines[1] = 17,
+ .interrupt_lines[2] = 18,
+ .interrupt_lines[3] = 19,
+ .interrupt_lines[4] = 20,
+ .interrupt_lines[5] = 21,
+ .interrupt_lines[6] = 22,
+ .interrupt_lines[7] = 23,
+ .interrupt_lines[8] = 24,
+ .interrupt_lines[9] = 25,
+ .interrupt_lines[10] = 26,
+ .interrupt_lines[11] = 27,
+ .interrupt_lines[12] = 28,
+ .interrupt_lines[13] = 29,
+ .interrupt_lines[14] = 30,
+ .interrupt_lines[15] = 31,
+};
+
+/* From local_external_interrupts_0 */
+#define __MEE_DT_SIFIVE_LOCAL_EXINTR0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+#define __MEE_DT_LOCAL_EXTERNAL_INTERRUPTS_0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+/* From interrupt_controller@c000000 */
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000 = {
+ .vtable = &__mee_driver_vtable_riscv_plic0,
+ .plic0.vtable = &__mee_driver_vtable_riscv_plic0.controller_vtable,
+ .init_done = 0,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_line = 11UL,
+ .control_base = 201326592UL,
+ .control_size = 67108864UL,
+ .max_priority = 7UL,
+ .num_interrupts = 127UL,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller@c000000 */
+#define __MEE_DT_RISCV_PLIC0_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_C000000_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+/* From global_external_interrupts */
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts = {
+ .vtable = &__mee_driver_vtable_sifive_global_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_global_external_interrupts0.global0_vtable,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GLOBAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 1,
+ .interrupt_lines[1] = 2,
+ .interrupt_lines[2] = 3,
+ .interrupt_lines[3] = 4,
+ .interrupt_lines[4] = 5,
+ .interrupt_lines[5] = 6,
+ .interrupt_lines[6] = 7,
+ .interrupt_lines[7] = 8,
+ .interrupt_lines[8] = 9,
+ .interrupt_lines[9] = 10,
+ .interrupt_lines[10] = 11,
+ .interrupt_lines[11] = 12,
+ .interrupt_lines[12] = 13,
+ .interrupt_lines[13] = 14,
+ .interrupt_lines[14] = 15,
+ .interrupt_lines[15] = 16,
+ .interrupt_lines[16] = 17,
+ .interrupt_lines[17] = 18,
+ .interrupt_lines[18] = 19,
+ .interrupt_lines[19] = 20,
+ .interrupt_lines[20] = 21,
+ .interrupt_lines[21] = 22,
+ .interrupt_lines[22] = 23,
+ .interrupt_lines[23] = 24,
+ .interrupt_lines[24] = 25,
+ .interrupt_lines[25] = 26,
+ .interrupt_lines[26] = 27,
+ .interrupt_lines[27] = 28,
+ .interrupt_lines[28] = 29,
+ .interrupt_lines[29] = 30,
+ .interrupt_lines[30] = 31,
+ .interrupt_lines[31] = 32,
+ .interrupt_lines[32] = 33,
+ .interrupt_lines[33] = 34,
+ .interrupt_lines[34] = 35,
+ .interrupt_lines[35] = 36,
+ .interrupt_lines[36] = 37,
+ .interrupt_lines[37] = 38,
+ .interrupt_lines[38] = 39,
+ .interrupt_lines[39] = 40,
+ .interrupt_lines[40] = 41,
+ .interrupt_lines[41] = 42,
+ .interrupt_lines[42] = 43,
+ .interrupt_lines[43] = 44,
+ .interrupt_lines[44] = 45,
+ .interrupt_lines[45] = 46,
+ .interrupt_lines[46] = 47,
+ .interrupt_lines[47] = 48,
+ .interrupt_lines[48] = 49,
+ .interrupt_lines[49] = 50,
+ .interrupt_lines[50] = 51,
+ .interrupt_lines[51] = 52,
+ .interrupt_lines[52] = 53,
+ .interrupt_lines[53] = 54,
+ .interrupt_lines[54] = 55,
+ .interrupt_lines[55] = 56,
+ .interrupt_lines[56] = 57,
+ .interrupt_lines[57] = 58,
+ .interrupt_lines[58] = 59,
+ .interrupt_lines[59] = 60,
+ .interrupt_lines[60] = 61,
+ .interrupt_lines[61] = 62,
+ .interrupt_lines[62] = 63,
+ .interrupt_lines[63] = 64,
+ .interrupt_lines[64] = 65,
+ .interrupt_lines[65] = 66,
+ .interrupt_lines[66] = 67,
+ .interrupt_lines[67] = 68,
+ .interrupt_lines[68] = 69,
+ .interrupt_lines[69] = 70,
+ .interrupt_lines[70] = 71,
+ .interrupt_lines[71] = 72,
+ .interrupt_lines[72] = 73,
+ .interrupt_lines[73] = 74,
+ .interrupt_lines[74] = 75,
+ .interrupt_lines[75] = 76,
+ .interrupt_lines[76] = 77,
+ .interrupt_lines[77] = 78,
+ .interrupt_lines[78] = 79,
+ .interrupt_lines[79] = 80,
+ .interrupt_lines[80] = 81,
+ .interrupt_lines[81] = 82,
+ .interrupt_lines[82] = 83,
+ .interrupt_lines[83] = 84,
+ .interrupt_lines[84] = 85,
+ .interrupt_lines[85] = 86,
+ .interrupt_lines[86] = 87,
+ .interrupt_lines[87] = 88,
+ .interrupt_lines[88] = 89,
+ .interrupt_lines[89] = 90,
+ .interrupt_lines[90] = 91,
+ .interrupt_lines[91] = 92,
+ .interrupt_lines[92] = 93,
+ .interrupt_lines[93] = 94,
+ .interrupt_lines[94] = 95,
+ .interrupt_lines[95] = 96,
+ .interrupt_lines[96] = 97,
+ .interrupt_lines[97] = 98,
+ .interrupt_lines[98] = 99,
+ .interrupt_lines[99] = 100,
+ .interrupt_lines[100] = 101,
+ .interrupt_lines[101] = 102,
+ .interrupt_lines[102] = 103,
+ .interrupt_lines[103] = 104,
+ .interrupt_lines[104] = 105,
+ .interrupt_lines[105] = 106,
+ .interrupt_lines[106] = 107,
+ .interrupt_lines[107] = 108,
+ .interrupt_lines[108] = 109,
+ .interrupt_lines[109] = 110,
+ .interrupt_lines[110] = 111,
+ .interrupt_lines[111] = 112,
+ .interrupt_lines[112] = 113,
+ .interrupt_lines[113] = 114,
+ .interrupt_lines[114] = 115,
+ .interrupt_lines[115] = 116,
+ .interrupt_lines[116] = 117,
+ .interrupt_lines[117] = 118,
+ .interrupt_lines[118] = 119,
+ .interrupt_lines[119] = 120,
+ .interrupt_lines[120] = 121,
+ .interrupt_lines[121] = 122,
+ .interrupt_lines[122] = 123,
+ .interrupt_lines[123] = 124,
+ .interrupt_lines[124] = 125,
+ .interrupt_lines[125] = 126,
+ .interrupt_lines[126] = 127,
+};
+
+/* From global_external_interrupts */
+#define __MEE_DT_SIFIVE_GLOBAL_EXINTR0_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
+#define __MEE_DT_GLOBAL_EXTERNAL_INTERRUPTS_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
/* From teststatus@4000 */
struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000 = {
.vtable = &__mee_driver_vtable_sifive_test0,
@@ -14,4 +294,30 @@ struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000 = {
/* From teststatus@4000 */
#define __MEE_DT_SHUTDOWN_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
+#define __MEE_DT_TESTSTATUS_4000_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
+#define __MEE_DT_MAX_HARTS 1
+
+asm (".weak __mee_cpu_table");
+struct __mee_driver_cpu *__mee_cpu_table[] = {
+ &__mee_dt_cpu_0};
+
+#define __MEE_DT_MAX_LEDS 0
+
+asm (".weak __mee_led_table");
+struct __mee_driver_sifive_gpio_led *__mee_led_table[] = {
+ NULL };
+#define __MEE_DT_MAX_BUTTONS 0
+
+asm (".weak __mee_button_table");
+struct __mee_driver_sifive_gpio_button *__mee_button_table[] = {
+ NULL };
+#define __MEE_DT_MAX_SWITCHES 0
+
+asm (".weak __mee_switch_table");
+struct __mee_driver_sifive_gpio_switch *__mee_switch_table[] = {
+ NULL };
+#endif /*MEE__MACHINE__COREIP_E31__MEE_H*/
+
#endif/*ASSEMBLY*/
diff --git a/bsp/coreip-s51-arty/design.dts b/bsp/coreip-s51-arty/design.dts
index c0813ca..71b9ea6 100644
--- a/bsp/coreip-s51-arty/design.dts
+++ b/bsp/coreip-s51-arty/design.dts
@@ -68,6 +68,7 @@
reg-names = "mem";
};
L9: global-external-interrupts {
+ compatible = "sifive,global-external-interrupts0";
interrupt-parent = <&L0>;
interrupts = <1 2 3 4>;
};
@@ -94,6 +95,7 @@
reg-names = "mem";
};
L10: local-external-interrupts-0 {
+ compatible = "sifive,local-external-interrupts0";
interrupt-parent = <&L3>;
interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31>;
};
@@ -119,6 +121,76 @@
reg = <0x20004000 0x1000 0x40000000 0x20000000>;
reg-names = "control", "mem";
};
+ led@0red {
+ compatible = "sifive,gpio-leds";
+ label = "LD0red";
+ gpios = <&L13 0>;
+ linux,default-trigger = "none";
+ };
+ led@0green {
+ compatible = "sifive,gpio-leds";
+ label = "LD0green";
+ gpios = <&L13 1>;
+ linux,default-trigger = "none";
+ };
+ led@0blue {
+ compatible = "sifive,gpio-leds";
+ label = "LD0blue";
+ gpios = <&L13 2>;
+ linux,default-trigger = "none";
+ };
+ button@0 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN0";
+ gpios = <&L13 4>;
+ interrupts-extended = <&L10 4>;
+ linux,code = "none";
+ };
+ button@1 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN1";
+ gpios = <&L13 5>;
+ interrupts-extended = <&L10 5>;
+ linux,code = "none";
+ };
+ button@2 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN2";
+ gpios = <&L13 6>;
+ interrupts-extended = <&L10 6>;
+ linux,code = "none";
+ };
+ button@3 {
+ compatible = "sifive,gpio-buttons";
+ label = "BTN3";
+ gpios = <&L13 7>;
+ interrupts-extended = <&L10 7>;
+ linux,code = "none";
+ };
+ switch@0 {
+ compatible = "sifive,gpio-switches";
+ label = "SW0";
+ interrupts-extended = <&L9 0>;
+ linux,code = "none";
+ };
+ switch@1 {
+ compatible = "sifive,gpio-switches";
+ label = "SW1";
+ interrupts-extended = <&L9 1>;
+ linux,code = "none";
+ };
+ switch@2 {
+ compatible = "sifive,gpio-switches";
+ label = "SW2";
+ interrupts-extended = <&L9 2>;
+ linux,code = "none";
+ };
+ switch@3 {
+ compatible = "sifive,gpio-switches";
+ label = "SW3";
+ interrupts-extended = <&L10 3>;
+ linux,code = "none";
+ };
L7: teststatus@4000 {
compatible = "sifive,test0";
reg = <0x4000 0x1000>;
diff --git a/bsp/coreip-s51-arty/mee.h b/bsp/coreip-s51-arty/mee.h
index 9f89a75..1042cfe 100644
--- a/bsp/coreip-s51-arty/mee.h
+++ b/bsp/coreip-s51-arty/mee.h
@@ -1,12 +1,66 @@
#ifndef ASSEMBLY
+
+#ifndef COREIP_S51_ARTY__MEE_H
+#define COREIP_S51_ARTY__MEE_H
+
+#define __MEE_CLINT_2000000_INTERRUPTS 2
+#define MEE_MAX_CLINT_INTERRUPTS __MEE_CLINT_2000000_INTERRUPTS
+
+#define __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS 1
+#define MEE_MAX_PLIC_INTERRUPTS __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS
+
+#define __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS 16
+#define MEE_MAX_LOCAL_EXT_INTERRUPTS __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS
+
+#define __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS 4
+#define MEE_MAX_GLOBAL_EXT_INTERRUPTS __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS
+
+#define __MEE_GPIO_20002000_INTERRUPTS 16
+#define MEE_MAX_GPIO_INTERRUPTS __MEE_GPIO_20002000_INTERRUPTS
+
+#define __MEE_SERIAL_20000000_INTERRUPTS 1
+#define MEE_MAX_UART_INTERRUPTS __MEE_SERIAL_20000000_INTERRUPTS
+
+#include <mee/drivers/riscv,cpu.h>
+#include <mee/drivers/riscv,clint0.h>
+#include <mee/drivers/riscv,plic0.h>
#include <mee/drivers/fixed-clock.h>
#include <mee/drivers/sifive,gpio0.h>
#include <mee/drivers/sifive,uart0.h>
+#include <mee/drivers/sifive,local-external-interrupts0.h>
+#include <mee/drivers/sifive,global-external-interrupts0.h>
+#include <mee/drivers/sifive,gpio-leds.h>
+#include <mee/drivers/sifive,gpio-buttons.h>
+#include <mee/drivers/sifive,gpio-switches.h>
#include <mee/drivers/sifive,test0.h>
+/* From cpu@0 */
+asm (".weak __mee_dt_cpu_0");
+struct __mee_driver_cpu __mee_dt_cpu_0;
+
+/* From clint@2000000 */
+asm (".weak __mee_dt_clint_2000000");
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000;
+
+/* From interrupt_controller@c000000 */
+asm (".weak __mee_dt_interrupt_controller_c000000");
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000;
+
+/* From interrupt_controller */
+asm (".weak __mee_dt_interrupt_controller");
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller;
+
/* From clock@0 */
asm (".weak __mee_dt_clock_0");
struct __mee_driver_fixed_clock __mee_dt_clock_0;
+/* From local_external_interrupts_0 */
+asm (".weak __mee_dt_local_external_interrupts_0");
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0;
+
+/* From global_external_interrupts */
+asm (".weak __mee_dt_global_external_interrupts");
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts;
+
/* From gpio@20002000 */
asm (".weak __mee_dt_gpio_20002000");
struct __mee_driver_sifive_gpio0 __mee_dt_gpio_20002000;
@@ -15,10 +69,67 @@ struct __mee_driver_sifive_gpio0 __mee_dt_gpio_20002000;
asm (".weak __mee_dt_serial_20000000");
struct __mee_driver_sifive_uart0 __mee_dt_serial_20000000;
+/* From led@0red */
+asm (".weak __mee_dt_led_0red");
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0red;
+
+/* From led@0green */
+asm (".weak __mee_dt_led_0green");
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0green;
+
+/* From led@0blue */
+asm (".weak __mee_dt_led_0blue");
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0blue;
+
+/* From button@0 */
+asm (".weak __mee_dt_button_0");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_0;
+
+/* From button@1 */
+asm (".weak __mee_dt_button_1");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_1;
+
+/* From button@2 */
+asm (".weak __mee_dt_button_2");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_2;
+
+/* From button@3 */
+asm (".weak __mee_dt_button_3");
+struct __mee_driver_sifive_gpio_button __mee_dt_button_3;
+
+/* From switch@0 */
+asm (".weak __mee_dt_switch_0");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_0;
+
+/* From switch@1 */
+asm (".weak __mee_dt_switch_1");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_1;
+
+/* From switch@2 */
+asm (".weak __mee_dt_switch_2");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_2;
+
+/* From switch@3 */
+asm (".weak __mee_dt_switch_3");
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_3;
+
/* From teststatus@4000 */
asm (".weak __mee_dt_teststatus_4000");
struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000;
+/* From cpu@0 */
+struct __mee_driver_cpu __mee_dt_cpu_0 = {
+ .vtable = &__mee_driver_vtable_cpu,
+ .cpu.vtable = &__mee_driver_vtable_cpu.cpu_vtable,
+ .timebase = 1000000UL,
+ .interrupt_controller = &__mee_dt_interrupt_controller.controller,
+};
+
+/* From cpu@0 */
+#define __MEE_DT_RISCV_CPU_HANDLE (&__mee_dt_cpu_0.cpu)
+
+#define __MEE_DT_CPU_0_HANDLE (&__mee_dt_cpu_0.cpu)
+
/* From clock@0 */
struct __mee_driver_fixed_clock __mee_dt_clock_0 = {
.vtable = &__mee_driver_vtable_fixed_clock,
@@ -26,11 +137,129 @@ struct __mee_driver_fixed_clock __mee_dt_clock_0 = {
.rate = 32500000UL,
};
+/* From interrupt_controller */
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller = {
+ .vtable = &__mee_driver_vtable_riscv_cpu_intc,
+ .controller.vtable = &__mee_driver_vtable_riscv_cpu_intc.controller_vtable,
+ .init_done = 0,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller */
+#define __MEE_DT_RISCV_CPU_INTC_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+/* From clint@2000000 */
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000 = {
+ .vtable = &__mee_driver_vtable_riscv_clint0,
+ .clint.vtable = &__mee_driver_vtable_riscv_clint0.clint_vtable,
+ .control_base = 33554432UL,
+ .control_size = 65536UL,
+ .init_done = 0,
+ .num_interrupts = MEE_MAX_CLINT_INTERRUPTS,
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_lines[0] = 3,
+ .interrupt_lines[1] = 7,
+};
+
+/* From clint@2000000 */
+#define __MEE_DT_RISCV_CLINT0_HANDLE (&__mee_dt_clint_2000000.clint)
+
+#define __MEE_DT_CLINT_2000000_HANDLE (&__mee_dt_clint_2000000.clint)
+
+/* From local_external_interrupts_0 */
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0 = {
+ .vtable = &__mee_driver_vtable_sifive_local_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_local_external_interrupts0.local0_vtable,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .num_interrupts = MEE_MAX_LOCAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 16,
+ .interrupt_lines[1] = 17,
+ .interrupt_lines[2] = 18,
+ .interrupt_lines[3] = 19,
+ .interrupt_lines[4] = 20,
+ .interrupt_lines[5] = 21,
+ .interrupt_lines[6] = 22,
+ .interrupt_lines[7] = 23,
+ .interrupt_lines[8] = 24,
+ .interrupt_lines[9] = 25,
+ .interrupt_lines[10] = 26,
+ .interrupt_lines[11] = 27,
+ .interrupt_lines[12] = 28,
+ .interrupt_lines[13] = 29,
+ .interrupt_lines[14] = 30,
+ .interrupt_lines[15] = 31,
+};
+
+/* From local_external_interrupts_0 */
+#define __MEE_DT_SIFIVE_LOCAL_EXINTR0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+#define __MEE_DT_LOCAL_EXTERNAL_INTERRUPTS_0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+/* From interrupt_controller@c000000 */
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000 = {
+ .vtable = &__mee_driver_vtable_riscv_plic0,
+ .plic0.vtable = &__mee_driver_vtable_riscv_plic0.controller_vtable,
+ .init_done = 0,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_line = 11UL,
+ .control_base = 201326592UL,
+ .control_size = 67108864UL,
+ .max_priority = 7UL,
+ .num_interrupts = 26UL,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller@c000000 */
+#define __MEE_DT_RISCV_PLIC0_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_C000000_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+/* From global_external_interrupts */
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts = {
+ .vtable = &__mee_driver_vtable_sifive_global_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_global_external_interrupts0.global0_vtable,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GLOBAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 1,
+ .interrupt_lines[1] = 2,
+ .interrupt_lines[2] = 3,
+ .interrupt_lines[3] = 4,
+};
+
+/* From global_external_interrupts */
+#define __MEE_DT_SIFIVE_GLOBAL_EXINTR0_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
+#define __MEE_DT_GLOBAL_EXTERNAL_INTERRUPTS_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
/* From gpio@20002000 */
struct __mee_driver_sifive_gpio0 __mee_dt_gpio_20002000 = {
.vtable = &__mee_driver_vtable_sifive_gpio0,
.base = 536879104UL,
.size = 4096UL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GPIO_INTERRUPTS,
+ .interrupt_lines[0] = 7,
+ .interrupt_lines[1] = 8,
+ .interrupt_lines[2] = 9,
+ .interrupt_lines[3] = 10,
+ .interrupt_lines[4] = 11,
+ .interrupt_lines[5] = 12,
+ .interrupt_lines[6] = 13,
+ .interrupt_lines[7] = 14,
+ .interrupt_lines[8] = 15,
+ .interrupt_lines[9] = 16,
+ .interrupt_lines[10] = 17,
+ .interrupt_lines[11] = 18,
+ .interrupt_lines[12] = 19,
+ .interrupt_lines[13] = 20,
+ .interrupt_lines[14] = 21,
+ .interrupt_lines[15] = 22,
};
/* From serial@20000000 */
@@ -42,6 +271,121 @@ struct __mee_driver_sifive_uart0 __mee_dt_serial_20000000 = {
/* From clock@0 */
.clock = &__mee_dt_clock_0.clock,
.pinmux = NULL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_UART_INTERRUPTS,
+ .interrupt_line = 5UL,
+};
+
+/* From led@0red */
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0red = {
+ .vtable = &__mee_driver_vtable_sifive_led,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 0UL,
+ .label = "LD0red",
+};
+
+/* From led@0green */
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0green = {
+ .vtable = &__mee_driver_vtable_sifive_led,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 1UL,
+ .label = "LD0green",
+};
+
+/* From led@0blue */
+struct __mee_driver_sifive_gpio_led __mee_dt_led_0blue = {
+ .vtable = &__mee_driver_vtable_sifive_led,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 2UL,
+ .label = "LD0blue",
+};
+
+/* From button@0 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_0 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 4UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 4UL,
+ .label = "BTN0",
+};
+
+/* From button@1 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_1 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 5UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 5UL,
+ .label = "BTN1",
+};
+
+/* From button@2 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_2 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 6UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 6UL,
+ .label = "BTN2",
+};
+
+/* From button@3 */
+struct __mee_driver_sifive_gpio_button __mee_dt_button_3 = {
+ .vtable = &__mee_driver_vtable_sifive_button,
+/* From gpio@20002000 */
+ .gpio = &__mee_dt_gpio_20002000,
+ .pin = 7UL,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 7UL,
+ .label = "BTN3",
+};
+
+/* From switch@0 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_0 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From global_external_interrupts */
+ .interrupt_parent = &__mee_dt_global_external_interrupts.irc,
+ .interrupt_line = 0UL,
+ .label = "SW0",
+};
+
+/* From switch@1 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_1 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From global_external_interrupts */
+ .interrupt_parent = &__mee_dt_global_external_interrupts.irc,
+ .interrupt_line = 1UL,
+ .label = "SW1",
+};
+
+/* From switch@2 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_2 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From global_external_interrupts */
+ .interrupt_parent = &__mee_dt_global_external_interrupts.irc,
+ .interrupt_line = 2UL,
+ .label = "SW2",
+};
+
+/* From switch@3 */
+struct __mee_driver_sifive_gpio_switch __mee_dt_switch_3 = {
+ .vtable = &__mee_driver_vtable_sifive_switch,
+/* From local_external_interrupts_0 */
+ .interrupt_parent = &__mee_dt_local_external_interrupts_0.irc,
+ .interrupt_line = 3UL,
+ .label = "SW3",
};
/* From teststatus@4000 */
@@ -54,7 +398,48 @@ struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000 = {
/* From teststatus@4000 */
#define __MEE_DT_SHUTDOWN_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
+#define __MEE_DT_TESTSTATUS_4000_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
/* From serial@20000000 */
#define __MEE_DT_STDOUT_UART_HANDLE (&__mee_dt_serial_20000000.uart)
+
+#define __MEE_DT_SERIAL_20000000_HANDLE (&__mee_dt_serial_20000000.uart)
+
#define __MEE_DT_STDOUT_UART_BAUD 115200
+
+#define __MEE_DT_MAX_HARTS 1
+
+asm (".weak __mee_cpu_table");
+struct __mee_driver_cpu *__mee_cpu_table[] = {
+ &__mee_dt_cpu_0};
+
+#define __MEE_DT_MAX_LEDS 3
+
+asm (".weak __mee_led_table");
+struct __mee_driver_sifive_gpio_led *__mee_led_table[] = {
+ &__mee_dt_led_0red,
+ &__mee_dt_led_0green,
+ &__mee_dt_led_0blue};
+
+#define __MEE_DT_MAX_BUTTONS 4
+
+asm (".weak __mee_button_table");
+struct __mee_driver_sifive_gpio_button *__mee_button_table[] = {
+ &__mee_dt_button_0,
+ &__mee_dt_button_1,
+ &__mee_dt_button_2,
+ &__mee_dt_button_3};
+
+#define __MEE_DT_MAX_SWITCHES 4
+
+asm (".weak __mee_switch_table");
+struct __mee_driver_sifive_gpio_switch *__mee_switch_table[] = {
+ &__mee_dt_switch_0,
+ &__mee_dt_switch_1,
+ &__mee_dt_switch_2,
+ &__mee_dt_switch_3};
+
+#endif /*MEE__MACHINE__COREIP_S51_ARTY__MEE_H*/
+
#endif/*ASSEMBLY*/
diff --git a/bsp/coreip-s51/design.dts b/bsp/coreip-s51/design.dts
index ebfd42a..000ff94 100644
--- a/bsp/coreip-s51/design.dts
+++ b/bsp/coreip-s51/design.dts
@@ -68,6 +68,7 @@
reg-names = "mem";
};
L9: global-external-interrupts {
+ compatible = "sifive,global-external-interrupts0";
interrupt-parent = <&L0>;
interrupts = <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
};
@@ -87,6 +88,7 @@
reg-names = "mem";
};
L10: local-external-interrupts-0 {
+ compatible = "sifive,local-external-interrupts0";
interrupt-parent = <&L3>;
interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31>;
};
diff --git a/bsp/coreip-s51/mee.h b/bsp/coreip-s51/mee.h
index 39520a3..c650aad 100644
--- a/bsp/coreip-s51/mee.h
+++ b/bsp/coreip-s51/mee.h
@@ -1,9 +1,417 @@
#ifndef ASSEMBLY
+
+#ifndef COREIP_S51__MEE_H
+#define COREIP_S51__MEE_H
+
+#define __MEE_CLINT_2000000_INTERRUPTS 2
+#define MEE_MAX_CLINT_INTERRUPTS __MEE_CLINT_2000000_INTERRUPTS
+
+#define __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS 1
+#define MEE_MAX_PLIC_INTERRUPTS __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS
+
+#define __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS 16
+#define MEE_MAX_LOCAL_EXT_INTERRUPTS __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS
+
+#define __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS 255
+#define MEE_MAX_GLOBAL_EXT_INTERRUPTS __MEE_GLOBAL_EXTERNAL_INTERRUPTS_INTERRUPTS
+
+#include <mee/drivers/riscv,cpu.h>
+#include <mee/drivers/riscv,clint0.h>
+#include <mee/drivers/riscv,plic0.h>
+#include <mee/drivers/sifive,local-external-interrupts0.h>
+#include <mee/drivers/sifive,global-external-interrupts0.h>
#include <mee/drivers/sifive,test0.h>
+/* From cpu@0 */
+asm (".weak __mee_dt_cpu_0");
+struct __mee_driver_cpu __mee_dt_cpu_0;
+
+/* From clint@2000000 */
+asm (".weak __mee_dt_clint_2000000");
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000;
+
+/* From interrupt_controller@c000000 */
+asm (".weak __mee_dt_interrupt_controller_c000000");
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000;
+
+/* From interrupt_controller */
+asm (".weak __mee_dt_interrupt_controller");
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller;
+
+/* From local_external_interrupts_0 */
+asm (".weak __mee_dt_local_external_interrupts_0");
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0;
+
+/* From global_external_interrupts */
+asm (".weak __mee_dt_global_external_interrupts");
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts;
+
/* From teststatus@4000 */
asm (".weak __mee_dt_teststatus_4000");
struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000;
+/* From cpu@0 */
+struct __mee_driver_cpu __mee_dt_cpu_0 = {
+ .vtable = &__mee_driver_vtable_cpu,
+ .cpu.vtable = &__mee_driver_vtable_cpu.cpu_vtable,
+ .timebase = 1000000UL,
+ .interrupt_controller = &__mee_dt_interrupt_controller.controller,
+};
+
+/* From cpu@0 */
+#define __MEE_DT_RISCV_CPU_HANDLE (&__mee_dt_cpu_0.cpu)
+
+#define __MEE_DT_CPU_0_HANDLE (&__mee_dt_cpu_0.cpu)
+
+/* From interrupt_controller */
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller = {
+ .vtable = &__mee_driver_vtable_riscv_cpu_intc,
+ .controller.vtable = &__mee_driver_vtable_riscv_cpu_intc.controller_vtable,
+ .init_done = 0,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller */
+#define __MEE_DT_RISCV_CPU_INTC_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+/* From clint@2000000 */
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000 = {
+ .vtable = &__mee_driver_vtable_riscv_clint0,
+ .clint.vtable = &__mee_driver_vtable_riscv_clint0.clint_vtable,
+ .control_base = 33554432UL,
+ .control_size = 65536UL,
+ .init_done = 0,
+ .num_interrupts = MEE_MAX_CLINT_INTERRUPTS,
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_lines[0] = 3,
+ .interrupt_lines[1] = 7,
+};
+
+/* From clint@2000000 */
+#define __MEE_DT_RISCV_CLINT0_HANDLE (&__mee_dt_clint_2000000.clint)
+
+#define __MEE_DT_CLINT_2000000_HANDLE (&__mee_dt_clint_2000000.clint)
+
+/* From local_external_interrupts_0 */
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0 = {
+ .vtable = &__mee_driver_vtable_sifive_local_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_local_external_interrupts0.local0_vtable,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .num_interrupts = MEE_MAX_LOCAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 16,
+ .interrupt_lines[1] = 17,
+ .interrupt_lines[2] = 18,
+ .interrupt_lines[3] = 19,
+ .interrupt_lines[4] = 20,
+ .interrupt_lines[5] = 21,
+ .interrupt_lines[6] = 22,
+ .interrupt_lines[7] = 23,
+ .interrupt_lines[8] = 24,
+ .interrupt_lines[9] = 25,
+ .interrupt_lines[10] = 26,
+ .interrupt_lines[11] = 27,
+ .interrupt_lines[12] = 28,
+ .interrupt_lines[13] = 29,
+ .interrupt_lines[14] = 30,
+ .interrupt_lines[15] = 31,
+};
+
+/* From local_external_interrupts_0 */
+#define __MEE_DT_SIFIVE_LOCAL_EXINTR0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+#define __MEE_DT_LOCAL_EXTERNAL_INTERRUPTS_0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+/* From interrupt_controller@c000000 */
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000 = {
+ .vtable = &__mee_driver_vtable_riscv_plic0,
+ .plic0.vtable = &__mee_driver_vtable_riscv_plic0.controller_vtable,
+ .init_done = 0,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_line = 11UL,
+ .control_base = 201326592UL,
+ .control_size = 67108864UL,
+ .max_priority = 7UL,
+ .num_interrupts = 255UL,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller@c000000 */
+#define __MEE_DT_RISCV_PLIC0_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_C000000_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+/* From global_external_interrupts */
+struct __mee_driver_sifive_global_external_interrupts0 __mee_dt_global_external_interrupts = {
+ .vtable = &__mee_driver_vtable_sifive_global_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_global_external_interrupts0.global0_vtable,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GLOBAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 1,
+ .interrupt_lines[1] = 2,
+ .interrupt_lines[2] = 3,
+ .interrupt_lines[3] = 4,
+ .interrupt_lines[4] = 5,
+ .interrupt_lines[5] = 6,
+ .interrupt_lines[6] = 7,
+ .interrupt_lines[7] = 8,
+ .interrupt_lines[8] = 9,
+ .interrupt_lines[9] = 10,
+ .interrupt_lines[10] = 11,
+ .interrupt_lines[11] = 12,
+ .interrupt_lines[12] = 13,
+ .interrupt_lines[13] = 14,
+ .interrupt_lines[14] = 15,
+ .interrupt_lines[15] = 16,
+ .interrupt_lines[16] = 17,
+ .interrupt_lines[17] = 18,
+ .interrupt_lines[18] = 19,
+ .interrupt_lines[19] = 20,
+ .interrupt_lines[20] = 21,
+ .interrupt_lines[21] = 22,
+ .interrupt_lines[22] = 23,
+ .interrupt_lines[23] = 24,
+ .interrupt_lines[24] = 25,
+ .interrupt_lines[25] = 26,
+ .interrupt_lines[26] = 27,
+ .interrupt_lines[27] = 28,
+ .interrupt_lines[28] = 29,
+ .interrupt_lines[29] = 30,
+ .interrupt_lines[30] = 31,
+ .interrupt_lines[31] = 32,
+ .interrupt_lines[32] = 33,
+ .interrupt_lines[33] = 34,
+ .interrupt_lines[34] = 35,
+ .interrupt_lines[35] = 36,
+ .interrupt_lines[36] = 37,
+ .interrupt_lines[37] = 38,
+ .interrupt_lines[38] = 39,
+ .interrupt_lines[39] = 40,
+ .interrupt_lines[40] = 41,
+ .interrupt_lines[41] = 42,
+ .interrupt_lines[42] = 43,
+ .interrupt_lines[43] = 44,
+ .interrupt_lines[44] = 45,
+ .interrupt_lines[45] = 46,
+ .interrupt_lines[46] = 47,
+ .interrupt_lines[47] = 48,
+ .interrupt_lines[48] = 49,
+ .interrupt_lines[49] = 50,
+ .interrupt_lines[50] = 51,
+ .interrupt_lines[51] = 52,
+ .interrupt_lines[52] = 53,
+ .interrupt_lines[53] = 54,
+ .interrupt_lines[54] = 55,
+ .interrupt_lines[55] = 56,
+ .interrupt_lines[56] = 57,
+ .interrupt_lines[57] = 58,
+ .interrupt_lines[58] = 59,
+ .interrupt_lines[59] = 60,
+ .interrupt_lines[60] = 61,
+ .interrupt_lines[61] = 62,
+ .interrupt_lines[62] = 63,
+ .interrupt_lines[63] = 64,
+ .interrupt_lines[64] = 65,
+ .interrupt_lines[65] = 66,
+ .interrupt_lines[66] = 67,
+ .interrupt_lines[67] = 68,
+ .interrupt_lines[68] = 69,
+ .interrupt_lines[69] = 70,
+ .interrupt_lines[70] = 71,
+ .interrupt_lines[71] = 72,
+ .interrupt_lines[72] = 73,
+ .interrupt_lines[73] = 74,
+ .interrupt_lines[74] = 75,
+ .interrupt_lines[75] = 76,
+ .interrupt_lines[76] = 77,
+ .interrupt_lines[77] = 78,
+ .interrupt_lines[78] = 79,
+ .interrupt_lines[79] = 80,
+ .interrupt_lines[80] = 81,
+ .interrupt_lines[81] = 82,
+ .interrupt_lines[82] = 83,
+ .interrupt_lines[83] = 84,
+ .interrupt_lines[84] = 85,
+ .interrupt_lines[85] = 86,
+ .interrupt_lines[86] = 87,
+ .interrupt_lines[87] = 88,
+ .interrupt_lines[88] = 89,
+ .interrupt_lines[89] = 90,
+ .interrupt_lines[90] = 91,
+ .interrupt_lines[91] = 92,
+ .interrupt_lines[92] = 93,
+ .interrupt_lines[93] = 94,
+ .interrupt_lines[94] = 95,
+ .interrupt_lines[95] = 96,
+ .interrupt_lines[96] = 97,
+ .interrupt_lines[97] = 98,
+ .interrupt_lines[98] = 99,
+ .interrupt_lines[99] = 100,
+ .interrupt_lines[100] = 101,
+ .interrupt_lines[101] = 102,
+ .interrupt_lines[102] = 103,
+ .interrupt_lines[103] = 104,
+ .interrupt_lines[104] = 105,
+ .interrupt_lines[105] = 106,
+ .interrupt_lines[106] = 107,
+ .interrupt_lines[107] = 108,
+ .interrupt_lines[108] = 109,
+ .interrupt_lines[109] = 110,
+ .interrupt_lines[110] = 111,
+ .interrupt_lines[111] = 112,
+ .interrupt_lines[112] = 113,
+ .interrupt_lines[113] = 114,
+ .interrupt_lines[114] = 115,
+ .interrupt_lines[115] = 116,
+ .interrupt_lines[116] = 117,
+ .interrupt_lines[117] = 118,
+ .interrupt_lines[118] = 119,
+ .interrupt_lines[119] = 120,
+ .interrupt_lines[120] = 121,
+ .interrupt_lines[121] = 122,
+ .interrupt_lines[122] = 123,
+ .interrupt_lines[123] = 124,
+ .interrupt_lines[124] = 125,
+ .interrupt_lines[125] = 126,
+ .interrupt_lines[126] = 127,
+ .interrupt_lines[127] = 128,
+ .interrupt_lines[128] = 129,
+ .interrupt_lines[129] = 130,
+ .interrupt_lines[130] = 131,
+ .interrupt_lines[131] = 132,
+ .interrupt_lines[132] = 133,
+ .interrupt_lines[133] = 134,
+ .interrupt_lines[134] = 135,
+ .interrupt_lines[135] = 136,
+ .interrupt_lines[136] = 137,
+ .interrupt_lines[137] = 138,
+ .interrupt_lines[138] = 139,
+ .interrupt_lines[139] = 140,
+ .interrupt_lines[140] = 141,
+ .interrupt_lines[141] = 142,
+ .interrupt_lines[142] = 143,
+ .interrupt_lines[143] = 144,
+ .interrupt_lines[144] = 145,
+ .interrupt_lines[145] = 146,
+ .interrupt_lines[146] = 147,
+ .interrupt_lines[147] = 148,
+ .interrupt_lines[148] = 149,
+ .interrupt_lines[149] = 150,
+ .interrupt_lines[150] = 151,
+ .interrupt_lines[151] = 152,
+ .interrupt_lines[152] = 153,
+ .interrupt_lines[153] = 154,
+ .interrupt_lines[154] = 155,
+ .interrupt_lines[155] = 156,
+ .interrupt_lines[156] = 157,
+ .interrupt_lines[157] = 158,
+ .interrupt_lines[158] = 159,
+ .interrupt_lines[159] = 160,
+ .interrupt_lines[160] = 161,
+ .interrupt_lines[161] = 162,
+ .interrupt_lines[162] = 163,
+ .interrupt_lines[163] = 164,
+ .interrupt_lines[164] = 165,
+ .interrupt_lines[165] = 166,
+ .interrupt_lines[166] = 167,
+ .interrupt_lines[167] = 168,
+ .interrupt_lines[168] = 169,
+ .interrupt_lines[169] = 170,
+ .interrupt_lines[170] = 171,
+ .interrupt_lines[171] = 172,
+ .interrupt_lines[172] = 173,
+ .interrupt_lines[173] = 174,
+ .interrupt_lines[174] = 175,
+ .interrupt_lines[175] = 176,
+ .interrupt_lines[176] = 177,
+ .interrupt_lines[177] = 178,
+ .interrupt_lines[178] = 179,
+ .interrupt_lines[179] = 180,
+ .interrupt_lines[180] = 181,
+ .interrupt_lines[181] = 182,
+ .interrupt_lines[182] = 183,
+ .interrupt_lines[183] = 184,
+ .interrupt_lines[184] = 185,
+ .interrupt_lines[185] = 186,
+ .interrupt_lines[186] = 187,
+ .interrupt_lines[187] = 188,
+ .interrupt_lines[188] = 189,
+ .interrupt_lines[189] = 190,
+ .interrupt_lines[190] = 191,
+ .interrupt_lines[191] = 192,
+ .interrupt_lines[192] = 193,
+ .interrupt_lines[193] = 194,
+ .interrupt_lines[194] = 195,
+ .interrupt_lines[195] = 196,
+ .interrupt_lines[196] = 197,
+ .interrupt_lines[197] = 198,
+ .interrupt_lines[198] = 199,
+ .interrupt_lines[199] = 200,
+ .interrupt_lines[200] = 201,
+ .interrupt_lines[201] = 202,
+ .interrupt_lines[202] = 203,
+ .interrupt_lines[203] = 204,
+ .interrupt_lines[204] = 205,
+ .interrupt_lines[205] = 206,
+ .interrupt_lines[206] = 207,
+ .interrupt_lines[207] = 208,
+ .interrupt_lines[208] = 209,
+ .interrupt_lines[209] = 210,
+ .interrupt_lines[210] = 211,
+ .interrupt_lines[211] = 212,
+ .interrupt_lines[212] = 213,
+ .interrupt_lines[213] = 214,
+ .interrupt_lines[214] = 215,
+ .interrupt_lines[215] = 216,
+ .interrupt_lines[216] = 217,
+ .interrupt_lines[217] = 218,
+ .interrupt_lines[218] = 219,
+ .interrupt_lines[219] = 220,
+ .interrupt_lines[220] = 221,
+ .interrupt_lines[221] = 222,
+ .interrupt_lines[222] = 223,
+ .interrupt_lines[223] = 224,
+ .interrupt_lines[224] = 225,
+ .interrupt_lines[225] = 226,
+ .interrupt_lines[226] = 227,
+ .interrupt_lines[227] = 228,
+ .interrupt_lines[228] = 229,
+ .interrupt_lines[229] = 230,
+ .interrupt_lines[230] = 231,
+ .interrupt_lines[231] = 232,
+ .interrupt_lines[232] = 233,
+ .interrupt_lines[233] = 234,
+ .interrupt_lines[234] = 235,
+ .interrupt_lines[235] = 236,
+ .interrupt_lines[236] = 237,
+ .interrupt_lines[237] = 238,
+ .interrupt_lines[238] = 239,
+ .interrupt_lines[239] = 240,
+ .interrupt_lines[240] = 241,
+ .interrupt_lines[241] = 242,
+ .interrupt_lines[242] = 243,
+ .interrupt_lines[243] = 244,
+ .interrupt_lines[244] = 245,
+ .interrupt_lines[245] = 246,
+ .interrupt_lines[246] = 247,
+ .interrupt_lines[247] = 248,
+ .interrupt_lines[248] = 249,
+ .interrupt_lines[249] = 250,
+ .interrupt_lines[250] = 251,
+ .interrupt_lines[251] = 252,
+ .interrupt_lines[252] = 253,
+ .interrupt_lines[253] = 254,
+ .interrupt_lines[254] = 255,
+};
+
+/* From global_external_interrupts */
+#define __MEE_DT_SIFIVE_GLOBAL_EXINTR0_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
+#define __MEE_DT_GLOBAL_EXTERNAL_INTERRUPTS_HANDLE (&__mee_dt_global_external_interrupts.irc)
+
/* From teststatus@4000 */
struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000 = {
.vtable = &__mee_driver_vtable_sifive_test0,
@@ -14,4 +422,30 @@ struct __mee_driver_sifive_test0 __mee_dt_teststatus_4000 = {
/* From teststatus@4000 */
#define __MEE_DT_SHUTDOWN_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
+#define __MEE_DT_TESTSTATUS_4000_HANDLE (&__mee_dt_teststatus_4000.shutdown)
+
+#define __MEE_DT_MAX_HARTS 1
+
+asm (".weak __mee_cpu_table");
+struct __mee_driver_cpu *__mee_cpu_table[] = {
+ &__mee_dt_cpu_0};
+
+#define __MEE_DT_MAX_LEDS 0
+
+asm (".weak __mee_led_table");
+struct __mee_driver_sifive_gpio_led *__mee_led_table[] = {
+ NULL };
+#define __MEE_DT_MAX_BUTTONS 0
+
+asm (".weak __mee_button_table");
+struct __mee_driver_sifive_gpio_button *__mee_button_table[] = {
+ NULL };
+#define __MEE_DT_MAX_SWITCHES 0
+
+asm (".weak __mee_switch_table");
+struct __mee_driver_sifive_gpio_switch *__mee_switch_table[] = {
+ NULL };
+#endif /*MEE__MACHINE__COREIP_S51__MEE_H*/
+
#endif/*ASSEMBLY*/
diff --git a/bsp/freedom-e310-arty/mee.h b/bsp/freedom-e310-arty/mee.h
index 79b81cc..b97bd23 100644
--- a/bsp/freedom-e310-arty/mee.h
+++ b/bsp/freedom-e310-arty/mee.h
@@ -1,11 +1,54 @@
#ifndef ASSEMBLY
+
+#ifndef FREEDOM_E310_ARTY__MEE_H
+#define FREEDOM_E310_ARTY__MEE_H
+
+#define __MEE_CLINT_2000000_INTERRUPTS 2
+#define MEE_MAX_CLINT_INTERRUPTS __MEE_CLINT_2000000_INTERRUPTS
+
+#define __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS 1
+#define MEE_MAX_PLIC_INTERRUPTS __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS
+
+#define __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS 16
+#define MEE_MAX_LOCAL_EXT_INTERRUPTS __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS
+
+#define __MEE_GPIO_10012000_INTERRUPTS 16
+#define MEE_MAX_GPIO_INTERRUPTS __MEE_GPIO_10012000_INTERRUPTS
+
+#define __MEE_SERIAL_10013000_INTERRUPTS 1
+#define MEE_MAX_UART_INTERRUPTS __MEE_SERIAL_10013000_INTERRUPTS
+
+#include <mee/drivers/riscv,cpu.h>
+#include <mee/drivers/riscv,clint0.h>
+#include <mee/drivers/riscv,plic0.h>
#include <mee/drivers/fixed-clock.h>
#include <mee/drivers/sifive,gpio0.h>
#include <mee/drivers/sifive,uart0.h>
+#include <mee/drivers/sifive,local-external-interrupts0.h>
+/* From cpu@0 */
+asm (".weak __mee_dt_cpu_0");
+struct __mee_driver_cpu __mee_dt_cpu_0;
+
+/* From clint@2000000 */
+asm (".weak __mee_dt_clint_2000000");
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000;
+
+/* From interrupt_controller@c000000 */
+asm (".weak __mee_dt_interrupt_controller_c000000");
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000;
+
+/* From interrupt_controller */
+asm (".weak __mee_dt_interrupt_controller");
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller;
+
/* From clock@0 */
asm (".weak __mee_dt_clock_0");
struct __mee_driver_fixed_clock __mee_dt_clock_0;
+/* From local_external_interrupts_0 */
+asm (".weak __mee_dt_local_external_interrupts_0");
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0;
+
/* From gpio@10012000 */
asm (".weak __mee_dt_gpio_10012000");
struct __mee_driver_sifive_gpio0 __mee_dt_gpio_10012000;
@@ -14,6 +57,19 @@ struct __mee_driver_sifive_gpio0 __mee_dt_gpio_10012000;
asm (".weak __mee_dt_serial_10013000");
struct __mee_driver_sifive_uart0 __mee_dt_serial_10013000;
+/* From cpu@0 */
+struct __mee_driver_cpu __mee_dt_cpu_0 = {
+ .vtable = &__mee_driver_vtable_cpu,
+ .cpu.vtable = &__mee_driver_vtable_cpu.cpu_vtable,
+ .timebase = 1000000UL,
+ .interrupt_controller = &__mee_dt_interrupt_controller.controller,
+};
+
+/* From cpu@0 */
+#define __MEE_DT_RISCV_CPU_HANDLE (&__mee_dt_cpu_0.cpu)
+
+#define __MEE_DT_CPU_0_HANDLE (&__mee_dt_cpu_0.cpu)
+
/* From clock@0 */
struct __mee_driver_fixed_clock __mee_dt_clock_0 = {
.vtable = &__mee_driver_vtable_fixed_clock,
@@ -21,11 +77,111 @@ struct __mee_driver_fixed_clock __mee_dt_clock_0 = {
.rate = 65000000UL,
};
+/* From interrupt_controller */
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller = {
+ .vtable = &__mee_driver_vtable_riscv_cpu_intc,
+ .controller.vtable = &__mee_driver_vtable_riscv_cpu_intc.controller_vtable,
+ .init_done = 0,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller */
+#define __MEE_DT_RISCV_CPU_INTC_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+/* From clint@2000000 */
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000 = {
+ .vtable = &__mee_driver_vtable_riscv_clint0,
+ .clint.vtable = &__mee_driver_vtable_riscv_clint0.clint_vtable,
+ .control_base = 33554432UL,
+ .control_size = 65536UL,
+ .init_done = 0,
+ .num_interrupts = MEE_MAX_CLINT_INTERRUPTS,
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_lines[0] = 3,
+ .interrupt_lines[1] = 7,
+};
+
+/* From clint@2000000 */
+#define __MEE_DT_RISCV_CLINT0_HANDLE (&__mee_dt_clint_2000000.clint)
+
+#define __MEE_DT_CLINT_2000000_HANDLE (&__mee_dt_clint_2000000.clint)
+
+/* From local_external_interrupts_0 */
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0 = {
+ .vtable = &__mee_driver_vtable_sifive_local_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_local_external_interrupts0.local0_vtable,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .num_interrupts = MEE_MAX_LOCAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 16,
+ .interrupt_lines[1] = 17,
+ .interrupt_lines[2] = 18,
+ .interrupt_lines[3] = 19,
+ .interrupt_lines[4] = 20,
+ .interrupt_lines[5] = 21,
+ .interrupt_lines[6] = 22,
+ .interrupt_lines[7] = 23,
+ .interrupt_lines[8] = 24,
+ .interrupt_lines[9] = 25,
+ .interrupt_lines[10] = 26,
+ .interrupt_lines[11] = 27,
+ .interrupt_lines[12] = 28,
+ .interrupt_lines[13] = 29,
+ .interrupt_lines[14] = 30,
+ .interrupt_lines[15] = 31,
+};
+
+/* From local_external_interrupts_0 */
+#define __MEE_DT_SIFIVE_LOCAL_EXINTR0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+#define __MEE_DT_LOCAL_EXTERNAL_INTERRUPTS_0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+/* From interrupt_controller@c000000 */
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000 = {
+ .vtable = &__mee_driver_vtable_riscv_plic0,
+ .plic0.vtable = &__mee_driver_vtable_riscv_plic0.controller_vtable,
+ .init_done = 0,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_line = 11UL,
+ .control_base = 201326592UL,
+ .control_size = 67108864UL,
+ .max_priority = 7UL,
+ .num_interrupts = 26UL,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller@c000000 */
+#define __MEE_DT_RISCV_PLIC0_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_C000000_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
/* From gpio@10012000 */
struct __mee_driver_sifive_gpio0 __mee_dt_gpio_10012000 = {
.vtable = &__mee_driver_vtable_sifive_gpio0,
.base = 268509184UL,
.size = 4096UL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GPIO_INTERRUPTS,
+ .interrupt_lines[0] = 7,
+ .interrupt_lines[1] = 8,
+ .interrupt_lines[2] = 9,
+ .interrupt_lines[3] = 10,
+ .interrupt_lines[4] = 11,
+ .interrupt_lines[5] = 12,
+ .interrupt_lines[6] = 13,
+ .interrupt_lines[7] = 14,
+ .interrupt_lines[8] = 15,
+ .interrupt_lines[9] = 16,
+ .interrupt_lines[10] = 17,
+ .interrupt_lines[11] = 18,
+ .interrupt_lines[12] = 19,
+ .interrupt_lines[13] = 20,
+ .interrupt_lines[14] = 21,
+ .interrupt_lines[15] = 22,
};
/* From serial@10013000 */
@@ -40,9 +196,40 @@ struct __mee_driver_sifive_uart0 __mee_dt_serial_10013000 = {
.pinmux = &__mee_dt_gpio_10012000,
.pinmux_output_selector = 196608UL,
.pinmux_source_selector = 196608UL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_UART_INTERRUPTS,
+ .interrupt_line = 5UL,
};
/* From serial@10013000 */
#define __MEE_DT_STDOUT_UART_HANDLE (&__mee_dt_serial_10013000.uart)
+
+#define __MEE_DT_SERIAL_10013000_HANDLE (&__mee_dt_serial_10013000.uart)
+
#define __MEE_DT_STDOUT_UART_BAUD 115200
+
+#define __MEE_DT_MAX_HARTS 1
+
+asm (".weak __mee_cpu_table");
+struct __mee_driver_cpu *__mee_cpu_table[] = {
+ &__mee_dt_cpu_0};
+
+#define __MEE_DT_MAX_LEDS 0
+
+asm (".weak __mee_led_table");
+struct __mee_driver_sifive_gpio_led *__mee_led_table[] = {
+ NULL };
+#define __MEE_DT_MAX_BUTTONS 0
+
+asm (".weak __mee_button_table");
+struct __mee_driver_sifive_gpio_button *__mee_button_table[] = {
+ NULL };
+#define __MEE_DT_MAX_SWITCHES 0
+
+asm (".weak __mee_switch_table");
+struct __mee_driver_sifive_gpio_switch *__mee_switch_table[] = {
+ NULL };
+#endif /*MEE__MACHINE__FREEDOM_E310_ARTY__MEE_H*/
+
#endif/*ASSEMBLY*/
diff --git a/bsp/sifive-hifive1/mee.h b/bsp/sifive-hifive1/mee.h
index e220490..87d90ad 100644
--- a/bsp/sifive-hifive1/mee.h
+++ b/bsp/sifive-hifive1/mee.h
@@ -1,4 +1,26 @@
#ifndef ASSEMBLY
+
+#ifndef SIFIVE_HIFIVE1__MEE_H
+#define SIFIVE_HIFIVE1__MEE_H
+
+#define __MEE_CLINT_2000000_INTERRUPTS 2
+#define MEE_MAX_CLINT_INTERRUPTS __MEE_CLINT_2000000_INTERRUPTS
+
+#define __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS 1
+#define MEE_MAX_PLIC_INTERRUPTS __MEE_INTERRUPT_CONTROLLER_C000000_INTERRUPTS
+
+#define __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS 16
+#define MEE_MAX_LOCAL_EXT_INTERRUPTS __MEE_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS
+
+#define __MEE_GPIO_10012000_INTERRUPTS 16
+#define MEE_MAX_GPIO_INTERRUPTS __MEE_GPIO_10012000_INTERRUPTS
+
+#define __MEE_SERIAL_10013000_INTERRUPTS 1
+#define MEE_MAX_UART_INTERRUPTS __MEE_SERIAL_10013000_INTERRUPTS
+
+#include <mee/drivers/riscv,cpu.h>
+#include <mee/drivers/riscv,clint0.h>
+#include <mee/drivers/riscv,plic0.h>
#include <mee/drivers/fixed-clock.h>
#include <mee/drivers/sifive,fe310-g000,pll.h>
#include <mee/drivers/sifive,fe310-g000,prci.h>
@@ -6,6 +28,23 @@
#include <mee/drivers/sifive,fe310-g000,hfrosc.h>
#include <mee/drivers/sifive,gpio0.h>
#include <mee/drivers/sifive,uart0.h>
+#include <mee/drivers/sifive,local-external-interrupts0.h>
+/* From cpu@0 */
+asm (".weak __mee_dt_cpu_0");
+struct __mee_driver_cpu __mee_dt_cpu_0;
+
+/* From clint@2000000 */
+asm (".weak __mee_dt_clint_2000000");
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000;
+
+/* From interrupt_controller@c000000 */
+asm (".weak __mee_dt_interrupt_controller_c000000");
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000;
+
+/* From interrupt_controller */
+asm (".weak __mee_dt_interrupt_controller");
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller;
+
/* From clock@0 */
asm (".weak __mee_dt_clock_0");
struct __mee_driver_fixed_clock __mee_dt_clock_0;
@@ -18,6 +57,10 @@ struct __mee_driver_fixed_clock __mee_dt_clock_2;
asm (".weak __mee_dt_clock_5");
struct __mee_driver_fixed_clock __mee_dt_clock_5;
+/* From local_external_interrupts_0 */
+asm (".weak __mee_dt_local_external_interrupts_0");
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0;
+
/* From clock@4 */
asm (".weak __mee_dt_clock_4");
struct __mee_driver_sifive_fe310_g000_pll __mee_dt_clock_4;
@@ -42,6 +85,19 @@ struct __mee_driver_sifive_gpio0 __mee_dt_gpio_10012000;
asm (".weak __mee_dt_serial_10013000");
struct __mee_driver_sifive_uart0 __mee_dt_serial_10013000;
+/* From cpu@0 */
+struct __mee_driver_cpu __mee_dt_cpu_0 = {
+ .vtable = &__mee_driver_vtable_cpu,
+ .cpu.vtable = &__mee_driver_vtable_cpu.cpu_vtable,
+ .timebase = 1000000UL,
+ .interrupt_controller = &__mee_dt_interrupt_controller.controller,
+};
+
+/* From cpu@0 */
+#define __MEE_DT_RISCV_CPU_HANDLE (&__mee_dt_cpu_0.cpu)
+
+#define __MEE_DT_CPU_0_HANDLE (&__mee_dt_cpu_0.cpu)
+
/* From clock@0 */
struct __mee_driver_fixed_clock __mee_dt_clock_0 = {
.vtable = &__mee_driver_vtable_fixed_clock,
@@ -63,6 +119,87 @@ struct __mee_driver_fixed_clock __mee_dt_clock_5 = {
.rate = 32000000UL,
};
+/* From interrupt_controller */
+struct __mee_driver_riscv_cpu_intc __mee_dt_interrupt_controller = {
+ .vtable = &__mee_driver_vtable_riscv_cpu_intc,
+ .controller.vtable = &__mee_driver_vtable_riscv_cpu_intc.controller_vtable,
+ .init_done = 0,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller */
+#define __MEE_DT_RISCV_CPU_INTC_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_HANDLE (&__mee_dt_interrupt_controller.controller)
+
+/* From clint@2000000 */
+struct __mee_driver_riscv_clint0 __mee_dt_clint_2000000 = {
+ .vtable = &__mee_driver_vtable_riscv_clint0,
+ .clint.vtable = &__mee_driver_vtable_riscv_clint0.clint_vtable,
+ .control_base = 33554432UL,
+ .control_size = 65536UL,
+ .init_done = 0,
+ .num_interrupts = MEE_MAX_CLINT_INTERRUPTS,
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_lines[0] = 3,
+ .interrupt_lines[1] = 7,
+};
+
+/* From clint@2000000 */
+#define __MEE_DT_RISCV_CLINT0_HANDLE (&__mee_dt_clint_2000000.clint)
+
+#define __MEE_DT_CLINT_2000000_HANDLE (&__mee_dt_clint_2000000.clint)
+
+/* From local_external_interrupts_0 */
+struct __mee_driver_sifive_local_external_interrupts0 __mee_dt_local_external_interrupts_0 = {
+ .vtable = &__mee_driver_vtable_sifive_local_external_interrupts0,
+ .irc.vtable = &__mee_driver_vtable_sifive_local_external_interrupts0.local0_vtable,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .num_interrupts = MEE_MAX_LOCAL_EXT_INTERRUPTS,
+ .interrupt_lines[0] = 16,
+ .interrupt_lines[1] = 17,
+ .interrupt_lines[2] = 18,
+ .interrupt_lines[3] = 19,
+ .interrupt_lines[4] = 20,
+ .interrupt_lines[5] = 21,
+ .interrupt_lines[6] = 22,
+ .interrupt_lines[7] = 23,
+ .interrupt_lines[8] = 24,
+ .interrupt_lines[9] = 25,
+ .interrupt_lines[10] = 26,
+ .interrupt_lines[11] = 27,
+ .interrupt_lines[12] = 28,
+ .interrupt_lines[13] = 29,
+ .interrupt_lines[14] = 30,
+ .interrupt_lines[15] = 31,
+};
+
+/* From local_external_interrupts_0 */
+#define __MEE_DT_SIFIVE_LOCAL_EXINTR0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+#define __MEE_DT_LOCAL_EXTERNAL_INTERRUPTS_0_HANDLE (&__mee_dt_local_external_interrupts_0.irc)
+
+/* From interrupt_controller@c000000 */
+struct __mee_driver_riscv_plic0 __mee_dt_interrupt_controller_c000000 = {
+ .vtable = &__mee_driver_vtable_riscv_plic0,
+ .plic0.vtable = &__mee_driver_vtable_riscv_plic0.controller_vtable,
+ .init_done = 0,
+/* From interrupt_controller */
+ .interrupt_parent = &__mee_dt_interrupt_controller.controller,
+ .interrupt_line = 11UL,
+ .control_base = 201326592UL,
+ .control_size = 67108864UL,
+ .max_priority = 7UL,
+ .num_interrupts = 26UL,
+ .interrupt_controller = 1,
+};
+
+/* From interrupt_controller@c000000 */
+#define __MEE_DT_RISCV_PLIC0_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
+#define __MEE_DT_INTERRUPT_CONTROLLER_C000000_HANDLE (&__mee_dt_interrupt_controller_c000000.plic0)
+
/* From clock@4 */
struct __mee_driver_sifive_fe310_g000_pll __mee_dt_clock_4 = {
.vtable = &__mee_driver_vtable_sifive_fe310_g000_pll,
@@ -82,6 +219,9 @@ struct __mee_driver_sifive_fe310_g000_pll __mee_dt_clock_4 = {
/* From clock@4 */
#define __MEE_DT_SIFIVE_FE310_G000_PLL_HANDLE (&__mee_dt_clock_4)
+
+#define __MEE_DT_CLOCK_4_HANDLE (&__mee_dt_clock_4)
+
/* From prci@10008000 */
struct __mee_driver_sifive_fe310_g000_prci __mee_dt_prci_10008000 = {
.vtable = &__mee_driver_vtable_sifive_fe310_g000_prci,
@@ -116,6 +256,25 @@ struct __mee_driver_sifive_gpio0 __mee_dt_gpio_10012000 = {
.vtable = &__mee_driver_vtable_sifive_gpio0,
.base = 268509184UL,
.size = 4096UL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_GPIO_INTERRUPTS,
+ .interrupt_lines[0] = 7,
+ .interrupt_lines[1] = 8,
+ .interrupt_lines[2] = 9,
+ .interrupt_lines[3] = 10,
+ .interrupt_lines[4] = 11,
+ .interrupt_lines[5] = 12,
+ .interrupt_lines[6] = 13,
+ .interrupt_lines[7] = 14,
+ .interrupt_lines[8] = 15,
+ .interrupt_lines[9] = 16,
+ .interrupt_lines[10] = 17,
+ .interrupt_lines[11] = 18,
+ .interrupt_lines[12] = 19,
+ .interrupt_lines[13] = 20,
+ .interrupt_lines[14] = 21,
+ .interrupt_lines[15] = 22,
};
/* From serial@10013000 */
@@ -130,9 +289,40 @@ struct __mee_driver_sifive_uart0 __mee_dt_serial_10013000 = {
.pinmux = &__mee_dt_gpio_10012000,
.pinmux_output_selector = 196608UL,
.pinmux_source_selector = 196608UL,
+/* From interrupt_controller@c000000 */
+ .interrupt_parent = &__mee_dt_interrupt_controller_c000000.plic0,
+ .num_interrupts = MEE_MAX_UART_INTERRUPTS,
+ .interrupt_line = 5UL,
};
/* From serial@10013000 */
#define __MEE_DT_STDOUT_UART_HANDLE (&__mee_dt_serial_10013000.uart)
+
+#define __MEE_DT_SERIAL_10013000_HANDLE (&__mee_dt_serial_10013000.uart)
+
#define __MEE_DT_STDOUT_UART_BAUD 115200
+
+#define __MEE_DT_MAX_HARTS 1
+
+asm (".weak __mee_cpu_table");
+struct __mee_driver_cpu *__mee_cpu_table[] = {
+ &__mee_dt_cpu_0};
+
+#define __MEE_DT_MAX_LEDS 0
+
+asm (".weak __mee_led_table");
+struct __mee_driver_sifive_gpio_led *__mee_led_table[] = {
+ NULL };
+#define __MEE_DT_MAX_BUTTONS 0
+
+asm (".weak __mee_button_table");
+struct __mee_driver_sifive_gpio_button *__mee_button_table[] = {
+ NULL };
+#define __MEE_DT_MAX_SWITCHES 0
+
+asm (".weak __mee_switch_table");
+struct __mee_driver_sifive_gpio_switch *__mee_switch_table[] = {
+ NULL };
+#endif /*MEE__MACHINE__SIFIVE_HIFIVE1__MEE_H*/
+
#endif/*ASSEMBLY*/
diff --git a/freedom-mee b/freedom-mee
-Subproject 6a9b7f6fd421580fbd1b51219960b515c9d6a2e
+Subproject 4cb6abd908c9b1a1466ce9f5288d96ac9189828