summaryrefslogtreecommitdiff
path: root/FreedomStudio/E2FPGA/dhrystone/sifive-coreip-e2-arty.cfg
diff options
context:
space:
mode:
authorDrew Barbier <dbarbi1@gmail.com>2018-07-11 21:34:21 -0700
committerGitHub <noreply@github.com>2018-07-11 21:34:21 -0700
commit67a27655c3b7d3955703850ca0ac6d4c8b6b38ca (patch)
treeba4b67cf6acd69ffb52c4d2177564d00aad02b1f /FreedomStudio/E2FPGA/dhrystone/sifive-coreip-e2-arty.cfg
parentb091d1cabe70c84825a7f304d725010d2cf163d9 (diff)
parent7bf718778b9710238d791cefc67ac9c8720985e2 (diff)
Merge pull request #96 from sifive/clic-vectored
Clic vectored
Diffstat (limited to 'FreedomStudio/E2FPGA/dhrystone/sifive-coreip-e2-arty.cfg')
-rw-r--r--FreedomStudio/E2FPGA/dhrystone/sifive-coreip-e2-arty.cfg31
1 files changed, 31 insertions, 0 deletions
diff --git a/FreedomStudio/E2FPGA/dhrystone/sifive-coreip-e2-arty.cfg b/FreedomStudio/E2FPGA/dhrystone/sifive-coreip-e2-arty.cfg
new file mode 100644
index 0000000..8b382dc
--- /dev/null
+++ b/FreedomStudio/E2FPGA/dhrystone/sifive-coreip-e2-arty.cfg
@@ -0,0 +1,31 @@
+# JTAG adapter setup
+adapter_khz 10000
+
+interface ftdi
+ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-TINY-H"
+ftdi_vid_pid 0x15ba 0x002a
+
+ftdi_layout_init 0x0808 0x0a1b
+ftdi_layout_signal nSRST -oe 0x0200
+#ftdi_layout_signal nTRST -data 0x0100 -oe 0x0100
+ftdi_layout_signal LED -data 0x0800
+
+set _CHIPNAME riscv
+jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x20000001
+
+set _TARGETNAME $_CHIPNAME.cpu
+
+target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
+$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1
+
+# Un-comment these two flash lines if you have a SPI flash and want to write
+# it.
+flash bank spi0 fespi 0x40000000 0 0 0 $_TARGETNAME.0 0x20004000
+init
+if {[ info exists pulse_srst]} {
+ ftdi_set_signal nSRST 0
+ ftdi_set_signal nSRST z
+}
+halt
+flash protect 0 64 last off
+echo "Ready for Remote Connections"