diff options
| author | Drew Barbier <dbarbi1@gmail.com> | 2018-01-04 21:52:24 -0600 |
|---|---|---|
| committer | Drew Barbier <dbarbi1@gmail.com> | 2018-01-04 21:52:24 -0600 |
| commit | de90bb286d310e375fdf16d3d06eb4ee030e2203 (patch) | |
| tree | 94ca6fa72e592ffcdd1116e0c268f72697dfe588 /FreedomStudio/E51FPGA/dhrystone/sifive-coreplexip-e51-arty.cfg | |
| parent | a41bda1c30485cf938db2e8750b2768ae04d2851 (diff) | |
add FS dhrystone project
Diffstat (limited to 'FreedomStudio/E51FPGA/dhrystone/sifive-coreplexip-e51-arty.cfg')
| -rw-r--r-- | FreedomStudio/E51FPGA/dhrystone/sifive-coreplexip-e51-arty.cfg | 31 |
1 files changed, 31 insertions, 0 deletions
diff --git a/FreedomStudio/E51FPGA/dhrystone/sifive-coreplexip-e51-arty.cfg b/FreedomStudio/E51FPGA/dhrystone/sifive-coreplexip-e51-arty.cfg new file mode 100644 index 0000000..8b382dc --- /dev/null +++ b/FreedomStudio/E51FPGA/dhrystone/sifive-coreplexip-e51-arty.cfg @@ -0,0 +1,31 @@ +# JTAG adapter setup +adapter_khz 10000 + +interface ftdi +ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-TINY-H" +ftdi_vid_pid 0x15ba 0x002a + +ftdi_layout_init 0x0808 0x0a1b +ftdi_layout_signal nSRST -oe 0x0200 +#ftdi_layout_signal nTRST -data 0x0100 -oe 0x0100 +ftdi_layout_signal LED -data 0x0800 + +set _CHIPNAME riscv +jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x20000001 + +set _TARGETNAME $_CHIPNAME.cpu + +target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME +$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1 + +# Un-comment these two flash lines if you have a SPI flash and want to write +# it. +flash bank spi0 fespi 0x40000000 0 0 0 $_TARGETNAME.0 0x20004000 +init +if {[ info exists pulse_srst]} { + ftdi_set_signal nSRST 0 + ftdi_set_signal nSRST z +} +halt +flash protect 0 64 last off +echo "Ready for Remote Connections" |