diff options
| author | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-06-21 16:36:57 +0000 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-06-21 16:36:57 +0000 |
| commit | 0f5761d7d32edddf93f302f52b903e8acca08c5e (patch) | |
| tree | 46ff4106f51fb6d5f682cf6af73ef1a4ab5f147e /bsp/coreip-e20-arty/README.md | |
| parent | eecf71d7cf0ec12997dbceffde190b1086595908 (diff) | |
| parent | 713237cb963ebf81aca0715d8a770fdbe5d71cb9 (diff) | |
Merge pull request #287 from sifive/remove-coreip-bsps
Remove all CoreIP BSPs
Diffstat (limited to 'bsp/coreip-e20-arty/README.md')
| -rw-r--r-- | bsp/coreip-e20-arty/README.md | 13 |
1 files changed, 0 insertions, 13 deletions
diff --git a/bsp/coreip-e20-arty/README.md b/bsp/coreip-e20-arty/README.md deleted file mode 100644 index a10a36c..0000000 --- a/bsp/coreip-e20-arty/README.md +++ /dev/null @@ -1,13 +0,0 @@ -The SiFive E20 Standard Core is an extremely efficient implementation of the E2 Series configured for very low area and power. The E20 brings the power of the RISC-V software ecosystem to efficiently address traditional 8-bit and 32-bit microcontroller applications such as IoT, Analog Mixed Signal, and Programmable Finite State Machines. - -This FPGA core target is ideal for makers and hobbyists to develop running application software building on top of freedom-metal libraries. The target supports: - -- 1 hart with RV32IMC core -- 4 hardware breakpoints -- Up to 153 CLIC interrupt signals that can be connected to off core complex devices, with 16 levels -- GPIO memory with 16 interrupt lines -- SPI memory with 1 interrupt line -- Serial port with 1 interrupt line -- 4 RGB LEDS -- 4 Buttons and 4 Switches - |