diff options
| author | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-06-19 15:26:20 -0700 |
|---|---|---|
| committer | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-06-19 15:27:52 -0700 |
| commit | 0d6aad1a8c3b806716add4b5bb6954984d508ab3 (patch) | |
| tree | 9c6ef58cd92036a9c9eb23713e8f646af43e456e /bsp/coreip-e21-arty/README.md | |
| parent | 00a58b4a52a6a3678c1359d76a8647fd5f528b9b (diff) | |
Delete coreip BSPs
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
Diffstat (limited to 'bsp/coreip-e21-arty/README.md')
| -rw-r--r-- | bsp/coreip-e21-arty/README.md | 14 |
1 files changed, 0 insertions, 14 deletions
diff --git a/bsp/coreip-e21-arty/README.md b/bsp/coreip-e21-arty/README.md deleted file mode 100644 index e0cb9a7..0000000 --- a/bsp/coreip-e21-arty/README.md +++ /dev/null @@ -1,14 +0,0 @@ -The SiFive E21 Standard Core is a high-performance, full-featured embedded processor designed to address advanced microcontroller applications such as Sensor Fusion, Smart IoT, Wearables, Connected Toys, and more. Separate Instruction and Data Buses, along with 2 banks of Tightly Integrated Memory (TIMs) make the E21 an ideal choice for applications with deterministic or demanding memory requirements. - -This FPGA core target is ideal for makers and hobbyists to develop running application software building on top of freedom-metal libraries. The target supports: - -- 1 hart with RV32IMAC core -- 4 hardware breakpoints -- Physical Memory Protection with 4 regions -- Up to 153 CLIC interrupt signals that can be connected to off core complex devices, with 16 levels -- GPIO memory with 16 interrupt lines -- SPI memory with 1 interrupt line -- Serial port with 1 interrupt line -- 4 RGB LEDS -- 4 Buttons and 4 Switches - |