diff options
author | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-03-07 22:47:38 +0000 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-03-07 22:47:38 +0000 |
commit | 2b9cbfe9011bca74aee3c1204d7db4b4236b23f0 (patch) | |
tree | fccb6fa1d7c2c065642cb21cc4d421e3ae8206eb /bsp/coreip-e21-rtl/README.md | |
parent | c6c0fbf23d1fc8aa9b99eae19b6e3741c8d51548 (diff) | |
parent | 983a630b07f08af869adc78cb37bf634389519af (diff) |
Merge pull request #197 from sifive/rename-rtl-targets
Rename coreip-X to coreip-X-rtl
Diffstat (limited to 'bsp/coreip-e21-rtl/README.md')
-rw-r--r-- | bsp/coreip-e21-rtl/README.md | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/bsp/coreip-e21-rtl/README.md b/bsp/coreip-e21-rtl/README.md new file mode 100644 index 0000000..6b74a44 --- /dev/null +++ b/bsp/coreip-e21-rtl/README.md @@ -0,0 +1,7 @@ +The SiFive E21 Standard Core is a high-performance, full-featured embedded processor designed to address advanced microcontroller applications such as Sensor Fusion, Smart IoT, Wearables, Connected Toys, and more. Separate Instruction and Data Buses, along with 2 banks of Tightly Integrated Memory (TIMs) make the E21 an ideal choice for applications with deterministic or demanding memory requirements. + +This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports: + +- 1 hart with RV32IMAC core +- 4 hardware breakpoints +- Physical Memory Protection with 4 regions |