diff options
| author | Bunnaroath Sou <bsou@sifive.com> | 2019-03-01 15:28:49 -0800 |
|---|---|---|
| committer | Bunnaroath Sou <bsou@sifive.com> | 2019-03-01 15:28:49 -0800 |
| commit | 43b6767541e6b20d7f7c2aef39b3a4748e53b6e4 (patch) | |
| tree | c5dd195d26a51b2b55b91684374ab2815cdb8f4b /bsp/coreip-e21/README.md | |
| parent | fb3cddda6c0342ae6c91918e769eecafbabb55b0 (diff) | |
Update CoreIPs E20, E21, E31 and E24 for 19.2 rel
Diffstat (limited to 'bsp/coreip-e21/README.md')
| -rw-r--r-- | bsp/coreip-e21/README.md | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/bsp/coreip-e21/README.md b/bsp/coreip-e21/README.md index a2f1a61..6b74a44 100644 --- a/bsp/coreip-e21/README.md +++ b/bsp/coreip-e21/README.md @@ -4,4 +4,4 @@ This core target is suitable with Verilog RTL for verification and running appli - 1 hart with RV32IMAC core - 4 hardware breakpoints -- Physical Mempory Protectin with 4 regions +- Physical Memory Protection with 4 regions |