diff options
| author | Kevin Mills <kevin.mills@sifive.com> | 2019-02-26 08:02:01 -0800 |
|---|---|---|
| committer | Kevin Mills <kevin.mills@sifive.com> | 2019-02-26 08:02:01 -0800 |
| commit | 2ee3eec227ca11e0355358aa553b4618fff50bd9 (patch) | |
| tree | 6d841245d2eacc5b5948591719b60c75e79f141e /bsp/coreip-e21 | |
| parent | e18401806b38ca0f60394780191df4b72cb2f88a (diff) | |
Add corrected formatting for bullet lists
Markdown bullet lists should: (1) have a blank line before and after
the list; (2) start each list item at the beginning of the line (no leading white-space)
The markdown processor in Freedom Studio enforces these standards and does
not render correctly otherwise.
Diffstat (limited to 'bsp/coreip-e21')
| -rw-r--r-- | bsp/coreip-e21/README.md | 7 |
1 files changed, 4 insertions, 3 deletions
diff --git a/bsp/coreip-e21/README.md b/bsp/coreip-e21/README.md index 31719b3..a2f1a61 100644 --- a/bsp/coreip-e21/README.md +++ b/bsp/coreip-e21/README.md @@ -1,6 +1,7 @@ The SiFive E21 Standard Core is a high-performance, full-featured embedded processor designed to address advanced microcontroller applications such as Sensor Fusion, Smart IoT, Wearables, Connected Toys, and more. Separate Instruction and Data Buses, along with 2 banks of Tightly Integrated Memory (TIMs) make the E21 an ideal choice for applications with deterministic or demanding memory requirements. This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports: - - 1 hart with RV32IMAC core - - 4 hardware breakpoints - - Physical Mempory Protectin with 4 regions + +- 1 hart with RV32IMAC core +- 4 hardware breakpoints +- Physical Mempory Protectin with 4 regions |