diff options
author | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-06-05 19:52:44 +0000 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-06-05 19:52:44 +0000 |
commit | e11e2a064dd91a11296a69192ae70f3418141d5a (patch) | |
tree | 49702719af2957816014986a7828f0251db38598 /bsp/coreip-e24-rtl | |
parent | 78b48aac4add3ba3a8a46eafa2b8c8cde065d1f2 (diff) | |
parent | d29a5d443cabe9373016bb158203c9dcd6f32279 (diff) |
Merge pull request #266 from sifive/fixup-arty-metal-entry
Detect when we need to add metal,entry for FPGA targets
Diffstat (limited to 'bsp/coreip-e24-rtl')
0 files changed, 0 insertions, 0 deletions