diff options
author | Bunnaroath Sou <35707615+bsousi5@users.noreply.github.com> | 2019-03-02 09:18:48 -0800 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-03-02 09:18:48 -0800 |
commit | 13bc9767e23880849142526638a7d4a1110e5a4c (patch) | |
tree | 2efee76ed7a719364fc916307aacf8a44927c005 /bsp/coreip-e24/README.md | |
parent | fb3cddda6c0342ae6c91918e769eecafbabb55b0 (diff) | |
parent | 3cd57c399b080cc3eee813c339258fbb287bf95e (diff) |
Merge pull request #186 from sifive/coreip-19.2
Update BSP for 19.2 coreip release
Diffstat (limited to 'bsp/coreip-e24/README.md')
-rw-r--r-- | bsp/coreip-e24/README.md | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/bsp/coreip-e24/README.md b/bsp/coreip-e24/README.md new file mode 100644 index 0000000..1996262 --- /dev/null +++ b/bsp/coreip-e24/README.md @@ -0,0 +1,8 @@ +The SiFive E24 Standard Core is a high-performance microcontroller with hardware support for single-precision floating-point capabilities by implementing the RISC-V ISA’s F standard extension. The E24’s efficiency, coupled with hardware floating-point capabilities, make it exceptional at motor control, sensor fusion, and IoT applications. + +This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports: + +- 1 hart with RV32IMAFC core +- 4 hardware breakpoints +- Physical Memory Protection with 4 regions + |