diff options
author | hsiang-chia.huang <hsiangchia.huang@sifive.com> | 2019-05-24 10:22:08 +0800 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-05-24 10:22:08 +0800 |
commit | faf58a49c3b6421107ada0e8af43170a5ffafcea (patch) | |
tree | 3996d52a748ae2420b5c9c6c9efe4158d5dece53 /bsp/coreip-e31-arty/design.dts | |
parent | 7817c5e85cb6f9f6d5b98f6702fa4b7d1fb99e02 (diff) | |
parent | 2c0269905929128bd0bd13a55ae3d8afd60a1af6 (diff) |
Merge branch 'development-19.05' into dhrystone_19.05
Diffstat (limited to 'bsp/coreip-e31-arty/design.dts')
-rw-r--r-- | bsp/coreip-e31-arty/design.dts | 5 |
1 files changed, 1 insertions, 4 deletions
diff --git a/bsp/coreip-e31-arty/design.dts b/bsp/coreip-e31-arty/design.dts index e9dda78..cf5dcab 100644 --- a/bsp/coreip-e31-arty/design.dts +++ b/bsp/coreip-e31-arty/design.dts @@ -25,6 +25,7 @@ next-level-cache = <&L10>; reg = <0x0>; riscv,isa = "rv32imac"; + riscv,pmpregions = <8>; sifive,dtim = <&L6>; sifive,itim = <&L5>; status = "okay"; @@ -47,10 +48,6 @@ compatible = "fixed-clock"; clock-frequency = <32500000>; }; - pmp: pmp@0 { - compatible = "riscv,pmp"; - regions = <8>; - }; L2: clint@2000000 { compatible = "riscv,clint0"; interrupts-extended = <&L4 3 &L4 7>; |