summaryrefslogtreecommitdiff
path: root/bsp/coreip-e31
diff options
context:
space:
mode:
authorNathaniel Graff <nathaniel.graff@sifive.com>2019-01-03 09:37:54 -0800
committerNathaniel Graff <nathaniel.graff@sifive.com>2019-01-30 11:14:33 -0800
commite394afc1657ea9b9af8147a3ebd412bd4df7683f (patch)
treea199384c4171646d0d81d365dcc31d1b17b2b2be /bsp/coreip-e31
parentb629a19514606cb5dd19e0cd433b60922343f6a8 (diff)
Add PMPs to coreip DTSs
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
Diffstat (limited to 'bsp/coreip-e31')
-rw-r--r--bsp/coreip-e31/design.dts4
1 files changed, 4 insertions, 0 deletions
diff --git a/bsp/coreip-e31/design.dts b/bsp/coreip-e31/design.dts
index 3411ccf..f7e9868 100644
--- a/bsp/coreip-e31/design.dts
+++ b/bsp/coreip-e31/design.dts
@@ -33,6 +33,10 @@
#size-cells = <1>;
compatible = "SiFive,FE310G-soc", "fe310-soc", "sifive-soc", "simple-bus";
ranges;
+ pmp: pmp@0 {
+ compatible = "riscv,pmp";
+ regions = <8>;
+ };
L12: ahb-periph-port@20000000 {
#address-cells = <1>;
#size-cells = <1>;