summaryrefslogtreecommitdiff
path: root/bsp/coreip-e31
diff options
context:
space:
mode:
authorNathaniel Graff <nathaniel.graff@sifive.com>2019-05-31 11:20:19 -0700
committerNathaniel Graff <nathaniel.graff@sifive.com>2019-05-31 11:20:21 -0700
commitfaf96e8d8236c12853b2088300924d4e6d0ba910 (patch)
tree7c28e6d00e6cdd42c778bbd26fdec0fd020f7c8b /bsp/coreip-e31
parent4aa97062fb30b239e97ba6b50f35cf8e8d251469 (diff)
Disable ramrodata for dhrystone on boards with 16k RAM
Putting rodata in RAM for targets with less than 16 overflows Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
Diffstat (limited to 'bsp/coreip-e31')
0 files changed, 0 insertions, 0 deletions