diff options
| author | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-03-07 11:28:06 -0800 |
|---|---|---|
| committer | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-03-07 14:45:59 -0800 |
| commit | 983a630b07f08af869adc78cb37bf634389519af (patch) | |
| tree | fccb6fa1d7c2c065642cb21cc4d421e3ae8206eb /bsp/coreip-e76/README.md | |
| parent | c6c0fbf23d1fc8aa9b99eae19b6e3741c8d51548 (diff) | |
Rename coreip-X to coreip-X-rtl
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
Diffstat (limited to 'bsp/coreip-e76/README.md')
| -rw-r--r-- | bsp/coreip-e76/README.md | 11 |
1 files changed, 0 insertions, 11 deletions
diff --git a/bsp/coreip-e76/README.md b/bsp/coreip-e76/README.md deleted file mode 100644 index cf5b465..0000000 --- a/bsp/coreip-e76/README.md +++ /dev/null @@ -1,11 +0,0 @@ -The SiFive E76 Standard Core is a high-performance 32-bit embedded processor which is fully-compliant with the RISC-V ISA. Its advanced memory subsystem enables inclusion of tightly-integrated memory and caches. - -The E76 is ideal for applications which require high performance -- but have power constraints (e.g., Augmented Reality and Virtual Reality , IoT Edge Compute, Biometric Signal Processing, and Industrial Automation). - -This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports: - -- 1 hart with RV32IMAFC core -- 4 hardware breakpoints -- Physical Memory Protection with 8 regions -- 16 local interrupts signal that can be connected to off core complex devices -- Up to 127 PLIC interrupt signals that can be connected to off core complex devices, with 7 priority levels |