diff options
| author | Bunnaroath Sou <35707615+bsousi5@users.noreply.github.com> | 2019-03-02 09:18:48 -0800 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-03-02 09:18:48 -0800 |
| commit | 13bc9767e23880849142526638a7d4a1110e5a4c (patch) | |
| tree | 2efee76ed7a719364fc916307aacf8a44927c005 /bsp/coreip-s54/README.md | |
| parent | fb3cddda6c0342ae6c91918e769eecafbabb55b0 (diff) | |
| parent | 3cd57c399b080cc3eee813c339258fbb287bf95e (diff) | |
Merge pull request #186 from sifive/coreip-19.2
Update BSP for 19.2 coreip release
Diffstat (limited to 'bsp/coreip-s54/README.md')
| -rw-r--r-- | bsp/coreip-s54/README.md | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/bsp/coreip-s54/README.md b/bsp/coreip-s54/README.md new file mode 100644 index 0000000..e04dcf5 --- /dev/null +++ b/bsp/coreip-s54/README.md @@ -0,0 +1,11 @@ +The SiFive S54 Standard Core is a 64-bit embedded processor that is fully-compliant with the RISC-V ISA. It adds support for the F and D standard extensions, which provide the S54 with double-precision floating-point capabilities. + +The S54 is ideal for demanding applications such as avionics, signal processing, and industrial automation. + +This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports: + +- 1 hart with RV64IMAFDC core +- 4 hardware breakpoints +- Physical Memory Protection with 8 regions +- 16 local interrupts signal that can be connected to off core complex devices +- Up to 127 PLIC interrupt signals that can be connected to off core complex devices, with 7 priority levels |