summaryrefslogtreecommitdiff
path: root/bsp/coreip-u54mc-rtl/design.dts
diff options
context:
space:
mode:
authorNathaniel Graff <nathaniel.graff@sifive.com>2019-05-31 15:05:54 -0700
committerNathaniel Graff <nathaniel.graff@sifive.com>2019-05-31 15:05:54 -0700
commit12fa4931834dea3c8f1dc108df3049e5b0c9a188 (patch)
treec34abbfccceed1b6066ec8bce5ed6938e1762112 /bsp/coreip-u54mc-rtl/design.dts
parent3a5c06a362a39f2a41d2baa07badd38237be03e6 (diff)
Run U54-MC on Hart 0
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
Diffstat (limited to 'bsp/coreip-u54mc-rtl/design.dts')
-rw-r--r--bsp/coreip-u54mc-rtl/design.dts3
1 files changed, 0 insertions, 3 deletions
diff --git a/bsp/coreip-u54mc-rtl/design.dts b/bsp/coreip-u54mc-rtl/design.dts
index 2982dd5..beba177 100644
--- a/bsp/coreip-u54mc-rtl/design.dts
+++ b/bsp/coreip-u54mc-rtl/design.dts
@@ -5,9 +5,6 @@
#size-cells = <2>;
compatible = "SiFive,FU540G-dev", "fu540-dev", "sifive-dev";
model = "SiFive,FU540G";
- chosen {
- metal,boothart = <&L13>;
- };
L36: cpus {
#address-cells = <1>;
#size-cells = <0>;