diff options
| author | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-03-05 12:53:56 -0800 |
|---|---|---|
| committer | Nathaniel Graff <nathaniel.graff@sifive.com> | 2019-03-05 13:00:24 -0800 |
| commit | bc41a2c70d97bc7dd685d3f29c70a389aa38ea8b (patch) | |
| tree | 5ca2edb95d0b50d06ddf140dcda52da5d0f9ea42 /bsp/sifive-hifive1-revb/README.md | |
| parent | 4b4ba5f34f09bf1aea8f331a68789bbf9cfb2e5c (diff) | |
Add HiFive1 Rev B
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
Diffstat (limited to 'bsp/sifive-hifive1-revb/README.md')
| -rw-r--r-- | bsp/sifive-hifive1-revb/README.md | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/bsp/sifive-hifive1-revb/README.md b/bsp/sifive-hifive1-revb/README.md new file mode 100644 index 0000000..0cc2af3 --- /dev/null +++ b/bsp/sifive-hifive1-revb/README.md @@ -0,0 +1,13 @@ +HiFive1 Rev B is a low-cost, Arduino-compatible development board featuring the Freedom E310. It’s the best way to start prototyping and developing your RISC‑V applications. + +This target is ideal for getting familiarize with RISC-V ISA instructions set and freedom-metal libraries. It supports: + +- 1 hart with RV32IMAC core +- 4 hardware breakpoints +- Physical Memory Protection with 8 regions +- 16 local interrupts signal that can be connected to off core complex devices +- Up to 127 PLIC interrupt signals that can be connected to off core complex devices, with 7 priority levels +- GPIO memory with 16 interrupt lines +- SPI memory with 1 interrupt line +- Serial port with 1 interrupt line +- 1 RGB LEDS |