summaryrefslogtreecommitdiff
path: root/bsp/coreip-e20
diff options
context:
space:
mode:
Diffstat (limited to 'bsp/coreip-e20')
-rw-r--r--bsp/coreip-e20/README.md1
1 files changed, 0 insertions, 1 deletions
diff --git a/bsp/coreip-e20/README.md b/bsp/coreip-e20/README.md
index 4c9fe1a..f908327 100644
--- a/bsp/coreip-e20/README.md
+++ b/bsp/coreip-e20/README.md
@@ -4,4 +4,3 @@ This core target is suitable with Verilog RTL for verification and running appli
- 1 hart with RV32IMC core
- 4 hardware breakpoints
-- Physical Mempory Protectin with 4 regions