summaryrefslogtreecommitdiff
path: root/bsp/coreip-e21/README.md
diff options
context:
space:
mode:
Diffstat (limited to 'bsp/coreip-e21/README.md')
-rw-r--r--bsp/coreip-e21/README.md7
1 files changed, 0 insertions, 7 deletions
diff --git a/bsp/coreip-e21/README.md b/bsp/coreip-e21/README.md
deleted file mode 100644
index 6b74a44..0000000
--- a/bsp/coreip-e21/README.md
+++ /dev/null
@@ -1,7 +0,0 @@
-The SiFive E21 Standard Core is a high-performance, full-featured embedded processor designed to address advanced microcontroller applications such as Sensor Fusion, Smart IoT, Wearables, Connected Toys, and more. Separate Instruction and Data Buses, along with 2 banks of Tightly Integrated Memory (TIMs) make the E21 an ideal choice for applications with deterministic or demanding memory requirements.
-
-This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports:
-
-- 1 hart with RV32IMAC core
-- 4 hardware breakpoints
-- Physical Memory Protection with 4 regions