summaryrefslogtreecommitdiff
path: root/bsp/coreip-s51/README.md
diff options
context:
space:
mode:
Diffstat (limited to 'bsp/coreip-s51/README.md')
-rw-r--r--bsp/coreip-s51/README.md2
1 files changed, 1 insertions, 1 deletions
diff --git a/bsp/coreip-s51/README.md b/bsp/coreip-s51/README.md
index 60f75bf..bf808d1 100644
--- a/bsp/coreip-s51/README.md
+++ b/bsp/coreip-s51/README.md
@@ -6,4 +6,4 @@ This core target is suitable with Verilog RTL for verification and running appli
- 4 hardware breakpoints
- Physical Memory Protection with 8 regions
- 16 local interrupts signal that can be connected to off core complex devices
-- Up to 255 PLIC interrupt signals that can be connected to off core complex devices, with 7 priority levels
+- Up to 127 PLIC interrupt signals that can be connected to off core complex devices, with 7 priority levels