summaryrefslogtreecommitdiff
path: root/bsp/sifive-hifive-unleashed/openocd.cfg
diff options
context:
space:
mode:
Diffstat (limited to 'bsp/sifive-hifive-unleashed/openocd.cfg')
-rw-r--r--bsp/sifive-hifive-unleashed/openocd.cfg30
1 files changed, 18 insertions, 12 deletions
diff --git a/bsp/sifive-hifive-unleashed/openocd.cfg b/bsp/sifive-hifive-unleashed/openocd.cfg
index 7589897..cfebf1c 100644
--- a/bsp/sifive-hifive-unleashed/openocd.cfg
+++ b/bsp/sifive-hifive-unleashed/openocd.cfg
@@ -1,24 +1,30 @@
+#write_config_file
+# JTAG adapter setup
adapter_khz 10000
interface ftdi
-ftdi_device_desc "Dual RS232-HS"
-ftdi_vid_pid 0x0403 0x6010
+ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-TINY-H"
+ftdi_vid_pid 0x15ba 0x002a
-ftdi_layout_init 0x0008 0x001b
-ftdi_layout_signal nSRST -oe 0x0020 -data 0x0020
+ftdi_layout_init 0x0808 0x0a1b
+ftdi_layout_signal nSRST -oe 0x0200
+ftdi_layout_signal LED -data 0x0800
set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME riscv -chain-position $_TARGETNAME -rtos riscv
-$_TARGETNAME configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1
+target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
+$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1
-flash bank onboard_spi_flash fespi 0x20000000 0 0 0 $_TARGETNAME 0x10040000
-init
+flash bank spi0 fespi 0x20000000 0 0 0 $_TARGETNAME.0 0x10040000
+init
+if {[ info exists pulse_srst]} {
+ ftdi_set_signal nSRST 0
+ ftdi_set_signal nSRST z
+sleep 1500
+}
halt
-# Uncomment this if you want to be able to clobber your SPI Flash, which
-# probably you don't since you can do it through Linux
-
-# flash protect 0 0 last off
+flash protect 0 64 last off
+echo "Ready for Remote Connections"