summaryrefslogtreecommitdiff
path: root/bsp/drivers
AgeCommit message (Collapse)Author
2018-07-02e2 and clic startDrew Barbier
2017-05-04Update SDK For E31/E51 Coreplex IP EvaluationMegan Wachs
2017-02-02prci: Clean up the hfrosc-driven-pll FPU testing.Megan Wachs
2017-02-02prci: Simplify the targeted f_cpu function by measuring HFROSC frequency ↵Megan Wachs
first, then using it as the PLL source. This is also safer as it is less risk of using PLL out of its range.
2017-02-01PRCI: This doesn't exist on the Arty and potentially other devices, so ↵Megan Wachs
exclude it if there is not PRCI_BASE_ADDR on the system.
2017-02-01PRCI: add control for the target CPU frequency (to allow a minimum, maximum, ↵Megan Wachs
or closest match)
2017-02-01Additional PRCI driver support. Make the code usable by C++ programs as well.Megan Wachs
2017-01-31add a 'driver' common PRCI functions.Megan Wachs
2017-01-31Move plic_driver code to a common location.Megan Wachs