summaryrefslogtreecommitdiff
path: root/bsp
AgeCommit message (Expand)Author
2018-07-02e2 and clic startDrew Barbier
2018-06-29Add a CLIC interrupt examplePalmer Dabbelt
2018-03-29bsp:devices:spi.h: fix sckmode fields valueGwenhael Goavec-Merou
2018-01-26restore entry.SDrew Barbier
2018-01-04add FS dhrystone projectDrew Barbier
2018-01-02Add _FUNC aliases for newlib-2.5.0Palmer Dabbelt
2017-11-21make some space forDrew Barbier
2017-11-21The E31 and E51 have 16KiB of RAMDrew Barbier
2017-11-21coreplexip dhrystone updatesDrew Barbier
2017-11-21Implement a smaller putsPalmer Dabbelt
2017-11-17Speed up Dhrystone on the HiFive1Palmer Dabbelt
2017-11-16E300 Arty: Don't need to specify the expected ID, just tell it where the SPIF...mwachs5
2017-07-26changed synch trap entry to match other vectorsDrew Barbier
2017-07-26removed save/restore of x18Drew Barbier
2017-07-26only save/restore caller registers on trap entryDrew Barbier
2017-07-26fixed TRAP_EXIT macro. TRAP_ENTRY/EXIT2 only saves/restores calleeDrew Barbier
2017-07-25too many .aling 2'sDrew Barbier
2017-07-25added vectored interrupt exampleDrew Barbier
2017-06-14Add a SMP examplePalmer Dabbelt
2017-06-14Call puts instead of printf when printing constantsPalmer Dabbelt
2017-06-14Add linker scripts that target the scratchpadPalmer Dabbelt
2017-06-14New Freedom Studio Examples (#66)Megan Wachs
2017-06-10Just lump all the RAM sections togetherPalmer Dabbelt
2017-06-09Use the correct global pointer symbolPalmer Dabbelt
2017-06-09Don't use .section\nALIGN, reorder sdata and srodataPalmer Dabbelt
2017-06-09Don't call _{init,fini} in start.S, we call libc_{init,fini}_arryPalmer Dabbelt
2017-06-09Print the exit codes as unsigned numbersPalmer Dabbelt
2017-06-08Specify alignment on the .sdata and .srodata sectionsPalmer Dabbelt
2017-05-08revert backDrew Barbier
2017-05-07changed write_hex to new defDrew Barbier
2017-05-07Merge remote-tracking branch 'origin/master' into freedom-studioDrew Barbier
2017-05-05coreplex-e51: Correct width of MCAUSEmwachs5
2017-05-05write_hex: allow for different size error codesMegan Wachs
2017-05-05coreplexip-e51-arty: MCAUSE is XLEN-bits wide.Megan Wachs
2017-05-05updated demo_gpioDrew Barbier
2017-05-04Update SDK For E31/E51 Coreplex IP EvaluationMegan Wachs
2017-02-02prci: Clean up the hfrosc-driven-pll FPU testing.Megan Wachs
2017-02-02prci: Simplify the targeted f_cpu function by measuring HFROSC frequency firs...Megan Wachs
2017-02-01PRCI: This doesn't exist on the Arty and potentially other devices, so exclud...Megan Wachs
2017-02-01PRCI: add control for the target CPU frequency (to allow a minimum, maximum, ...Megan Wachs
2017-02-01Additional PRCI driver support. Make the code usable by C++ programs as well.Megan Wachs
2017-01-31add a 'driver' common PRCI functions.Megan Wachs
2017-01-31Move plic_driver code to a common location.Megan Wachs
2017-01-24Use consistent OpenOCD config for Arty and HiFive1Megan Wachs
2017-01-11reduce code duplication and apply the same flags to Arty boardmwachs5
2017-01-11Add the 'bootloader' which ships on HiFive1 Boards.mwachs5
2017-01-05Merge pull request #38 from sifive/benchmarkingAndrew Waterman
2017-01-03Regularize timing codeAndrew Waterman
2017-01-03Improve HiFive1 CPU frequency measurement routineAndrew Waterman
2017-01-03Keep mtvec 4-byte alignedAndrew Waterman
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 01:05:14 +0000