summaryrefslogtreecommitdiff
path: root/bsp
AgeCommit message (Collapse)Author
2019-03-05Merge pull request #190 from sifive/coreip-19.2Bunnaroath Sou
Update/add E31, E34, S51, S54 arty targets for all 19.2 CoreIPs release
2019-03-05Merge pull request #188 from sifive/hifive1-revbNathaniel Graff
Add HiFive1 RevB Support
2019-03-05Update/add E31, E34, S51, S54 arty targets for all 19.2 CoreIPs releaseBunnaroath Sou
2019-03-05Add codemodel settings for new targetsNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-05Generate .hex for HiFive1 RevBNathaniel Graff
Set COREIP_MEM_WIDTH to cause the build system to generate a .hex file. Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-05Generate BSP for HiFive1 RevBNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-05Add HiFive1 RevB to update-targets scriptNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-05Add HiFive1 Rev BNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-05Remove PMP reference from hifive1Nathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-05Add RISCV_CMODEL to settings.mkNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-01E76, S76 pmp not working, floating compiler/linker not workingBunnaroath Sou
2019-03-01Add CoreIPs E76, S76 for 19.2 relBunnaroath Sou
2019-03-01Add CoreIPs E34, S54 and update S51 for 19.2 relBunnaroath Sou
2019-03-01Update CoreIPs E20, E21, E31 and E24 for 19.2 relBunnaroath Sou
2019-02-27Spellcheck correction readme for bsp targets for E20, E21, E31/Arty, S51/ArtyBunnaroath Sou
2019-02-26Add corrected formatting for bullet listsKevin Mills
Markdown bullet lists should: (1) have a blank line before and after the list; (2) start each list item at the beginning of the line (no leading white-space) The markdown processor in Freedom Studio enforces these standards and does not render correctly otherwise.
2019-02-25Adding readme to bsp targets for E20, E21, E31/Arty, S51/ArtyBunnaroath Sou
2019-02-22Adding Standard CoreIPs forE20, E21 supportBunnaroath Sou
2019-02-15Put back CLIC_SUBINTERRUPTS outside of MACHINE_MACROSNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-02-14Update BSPsNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-02-14Add clocking and pinmux to the SPI on hifive1Nathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-02-11Update BSPs for hw-exec-breakpointBunnaroath Sou
2019-02-11Minor cleanupBunnaroath Sou
2019-02-04Regen BSPs for metal renameNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-02-04Replace all mee with metalNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-02-01Merge pull request #168 from sifive/e24-artyBunnaroath Sou
E24 arty support
2019-02-01Update BSP files and freedom-mee to reflect their latest updateBunnaroath Sou
2019-01-31Merge pull request #166 from sifive/private-bspBunnaroath Sou
Update to generate bsp at a custom location
2019-01-31Update BSP files after unit test e24 clic interruptsBunnaroath Sou
2019-01-31Update dts, mee.h and mee.lds for E24 and clicBunnaroath Sou
2019-01-31Initual E24 support for GarbanzoBunnaroath Sou
2019-01-30Update to generate bsp at a custom locationBunnaroath Sou
2019-01-30Update BSPs for PMPsNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-30Add PMPs to coreip DTSsNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-29Regen BSPs for separate stacks and heapsNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-15Update mee.h files for freedom-metal clic supportBunnaroath Sou
2019-01-11Update freedom-mee and mee.h files to pickup interrupt fixesBunnaroath Sou
2019-01-09Update DTS and freedom-mee to support interruptBunnaroath Sou
2019-01-07Update HiFive 1 to pull .itim sections into .textNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-07Merge pull request #127 from sifive/itimNathaniel Graff
Add an ITIM example
2019-01-07Update BSPs for ITIMNathaniel Graff
2019-01-04Fix BSP update script for MacOSNathaniel Graff
MacOS ls requires flags to appear before file arguments. Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-04Add OpenOCD configurations to Arty boardsNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-03HiFive 1 does not have an ITIMNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-03Update BSPs for Arty ClocksNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-01-03Add fixed-clocks to Arty boardsNathaniel Graff
The serial device needs a clock in the DTS to initialize. Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2018-12-17Merge pull request #119 from sifive/dt-tools-updaterPalmer Dabbelt
Add script for updating MEE BSPs
2018-12-14Add script for updating MEE BSPsNathaniel Graff
Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2018-12-14Fix COREIP_HEX_WIDTHPalmer Dabbelt
I must have been too tired last night... Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
2018-12-13Add support for generating coreip hex files via elf2hexPalmer Dabbelt
This just calls elf2hex on the compiled elf files, producing a hex file that can be fed into RTL simulation. Signed-off-by: Palmer Dabbelt <palmer@sifive.com>