summaryrefslogtreecommitdiff
path: root/bsp
AgeCommit message (Expand)Author
2019-01-03HiFive 1 does not have an ITIMNathaniel Graff
2019-01-03Update BSPs for Arty ClocksNathaniel Graff
2019-01-03Add fixed-clocks to Arty boardsNathaniel Graff
2018-12-17Merge pull request #119 from sifive/dt-tools-updaterPalmer Dabbelt
2018-12-14Add script for updating MEE BSPsNathaniel Graff
2018-12-14Fix COREIP_HEX_WIDTHPalmer Dabbelt
2018-12-13Add support for generating coreip hex files via elf2hexPalmer Dabbelt
2018-12-13Add MEE BSP for S51 CoreIP ArtyNathaniel Graff
2018-12-13Add MEE BSP for S51 CoreIPNathaniel Graff
2018-12-13Add MEE BSP for E31 CoreIP ArtyNathaniel Graff
2018-12-13Add MEE BSP for E31 CoreIPNathaniel Graff
2018-12-13Add MEE BSP for Freedom E310 ArtyNathaniel Graff
2018-12-13Add MEE BSP for SiFive HiFive1Nathaniel Graff
2018-12-12Merge pull request #76 from sifive/e300_arty_fixPalmer Dabbelt
2018-09-11fix for loopDrew Barbier
2018-08-08Include <encoding.h> so MSTATUS_FS is visible to start.SPalmer Dabbelt
2018-07-08support clint only projectsDrew Barbier
2018-07-08FS projectsDrew Barbier
2018-07-05support the E20Drew Barbier
2018-07-05fix level calculationDrew Barbier
2018-07-04clic driver level and priority functionsDrew Barbier
2018-07-02short msi handlerDrew Barbier
2018-07-02update descriptionDrew Barbier
2018-07-02accessors for other clic registersDrew Barbier
2018-07-02dont use pre-empt with buttonsDrew Barbier
2018-07-02e2 and clic startDrew Barbier
2018-06-29Add a CLIC interrupt examplePalmer Dabbelt
2018-03-29bsp:devices:spi.h: fix sckmode fields valueGwenhael Goavec-Merou
2018-01-26restore entry.SDrew Barbier
2018-01-04add FS dhrystone projectDrew Barbier
2018-01-02Add _FUNC aliases for newlib-2.5.0Palmer Dabbelt
2017-11-21make some space forDrew Barbier
2017-11-21The E31 and E51 have 16KiB of RAMDrew Barbier
2017-11-21coreplexip dhrystone updatesDrew Barbier
2017-11-21Implement a smaller putsPalmer Dabbelt
2017-11-17Speed up Dhrystone on the HiFive1Palmer Dabbelt
2017-11-16E300 Arty: Don't need to specify the expected ID, just tell it where the SPIF...mwachs5
2017-07-26changed synch trap entry to match other vectorsDrew Barbier
2017-07-26removed save/restore of x18Drew Barbier
2017-07-26only save/restore caller registers on trap entryDrew Barbier
2017-07-26fixed TRAP_EXIT macro. TRAP_ENTRY/EXIT2 only saves/restores calleeDrew Barbier
2017-07-25too many .aling 2'sDrew Barbier
2017-07-25added vectored interrupt exampleDrew Barbier
2017-06-14Add a SMP examplePalmer Dabbelt
2017-06-14Call puts instead of printf when printing constantsPalmer Dabbelt
2017-06-14Add linker scripts that target the scratchpadPalmer Dabbelt
2017-06-14New Freedom Studio Examples (#66)Megan Wachs
2017-06-10Just lump all the RAM sections togetherPalmer Dabbelt
2017-06-09Use the correct global pointer symbolPalmer Dabbelt
2017-06-09Don't use .section\nALIGN, reorder sdata and srodataPalmer Dabbelt
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-22 21:23:11 +0000