From c4d5e78b7030c12a8ae6f182ad7b25104bb666e8 Mon Sep 17 00:00:00 2001 From: Kevin Mills Date: Sun, 20 Jan 2019 10:19:45 -0800 Subject: Remove unused/legacy FreedomStudio examples --- .../E51FPGA/performance_counters/.cproject | 208 ---- .../E51FPGA/performance_counters/.gitignore | 1 - .../E51FPGA/performance_counters/.project | 353 ------ .../E51FPGA/performance_counters/e51arty-xsvd.json | 1230 -------------------- .../performance_counters OpenOCD.launch | 60 - .../sifive-coreplexip-e51-arty.cfg | 31 - 6 files changed, 1883 deletions(-) delete mode 100644 FreedomStudio/E51FPGA/performance_counters/.cproject delete mode 100644 FreedomStudio/E51FPGA/performance_counters/.gitignore delete mode 100644 FreedomStudio/E51FPGA/performance_counters/.project delete mode 100644 FreedomStudio/E51FPGA/performance_counters/e51arty-xsvd.json delete mode 100644 FreedomStudio/E51FPGA/performance_counters/performance_counters OpenOCD.launch delete mode 100644 FreedomStudio/E51FPGA/performance_counters/sifive-coreplexip-e51-arty.cfg (limited to 'FreedomStudio/E51FPGA/performance_counters') diff --git a/FreedomStudio/E51FPGA/performance_counters/.cproject b/FreedomStudio/E51FPGA/performance_counters/.cproject deleted file mode 100644 index 6a5801a..0000000 --- a/FreedomStudio/E51FPGA/performance_counters/.cproject +++ /dev/null @@ -1,208 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreedomStudio/E51FPGA/performance_counters/.gitignore b/FreedomStudio/E51FPGA/performance_counters/.gitignore deleted file mode 100644 index 3df573f..0000000 --- a/FreedomStudio/E51FPGA/performance_counters/.gitignore +++ /dev/null @@ -1 +0,0 @@ -/Debug/ diff --git a/FreedomStudio/E51FPGA/performance_counters/.project b/FreedomStudio/E51FPGA/performance_counters/.project deleted file mode 100644 index ab25a9b..0000000 --- a/FreedomStudio/E51FPGA/performance_counters/.project +++ /dev/null @@ -1,353 +0,0 @@ - - - performance_counters - - - - - - org.eclipse.cdt.managedbuilder.core.genmakebuilder - clean,full,incremental, - - - - - org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder - full,incremental, - - - - - - org.eclipse.cdt.core.cnature - org.eclipse.cdt.managedbuilder.core.managedBuildNature - org.eclipse.cdt.managedbuilder.core.ScannerConfigNature - - - - bsp - 2 - virtual:/virtual - - - performance_counters.c - 1 - PARENT-3-PROJECT_LOC/software/performance_counters/performance_counters.c - - - bsp/drivers - 2 - virtual:/virtual - - - bsp/env - 2 - virtual:/virtual - - - bsp/include - 2 - virtual:/virtual - - - bsp/libwrap - 2 - virtual:/virtual - - - bsp/drivers/fe300prci - 2 - virtual:/virtual - - - bsp/drivers/plic - 2 - virtual:/virtual - - - bsp/env/coreplexip-arty.h - 1 - PARENT-3-PROJECT_LOC/bsp/env/coreplexip-arty.h - - - bsp/env/coreplexip-e51-arty - 2 - virtual:/virtual - - - bsp/env/encoding.h - 1 - PARENT-3-PROJECT_LOC/bsp/env/encoding.h - - - bsp/env/entry.S - 1 - PARENT-3-PROJECT_LOC/bsp/env/entry.S - - - bsp/env/hifive1.h - 1 - PARENT-3-PROJECT_LOC/bsp/env/hifive1.h - - - bsp/env/start.S - 1 - PARENT-3-PROJECT_LOC/bsp/env/start.S - - - bsp/include/sifive - 2 - virtual:/virtual - - - bsp/libwrap/misc - 2 - virtual:/virtual - - - bsp/libwrap/stdlib - 2 - virtual:/virtual - - - bsp/libwrap/sys - 2 - virtual:/virtual - - - bsp/drivers/fe300prci/fe300prci_driver.c - 1 - PARENT-3-PROJECT_LOC/bsp/drivers/fe300prci/fe300prci_driver.c - - - bsp/drivers/fe300prci/fe300prci_driver.h - 1 - PARENT-3-PROJECT_LOC/bsp/drivers/fe300prci/fe300prci_driver.h - - - bsp/drivers/plic/plic_driver.c - 1 - PARENT-3-PROJECT_LOC/bsp/drivers/plic/plic_driver.c - - - bsp/drivers/plic/plic_driver.h - 1 - PARENT-3-PROJECT_LOC/bsp/drivers/plic/plic_driver.h - - - bsp/env/coreplexip-e51-arty/flash.lds - 1 - PARENT-3-PROJECT_LOC/bsp/env/coreplexip-e51-arty/flash.lds - - - bsp/env/coreplexip-e51-arty/init.c - 1 - PARENT-3-PROJECT_LOC/bsp/env/coreplexip-e51-arty/init.c - - - bsp/env/coreplexip-e51-arty/openocd.cfg - 1 - PARENT-3-PROJECT_LOC/bsp/env/coreplexip-e51-arty/openocd.cfg - - - bsp/env/coreplexip-e51-arty/platform.h - 1 - PARENT-3-PROJECT_LOC/bsp/env/coreplexip-e51-arty/platform.h - - - bsp/env/coreplexip-e51-arty/scratchpad.lds - 1 - PARENT-3-PROJECT_LOC/bsp/env/coreplexip-e51-arty/scratchpad.lds - - - bsp/include/sifive/bits.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/bits.h - - - bsp/include/sifive/const.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/const.h - - - bsp/include/sifive/devices - 2 - virtual:/virtual - - - bsp/include/sifive/sections.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/sections.h - - - bsp/include/sifive/smp.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/smp.h - - - bsp/libwrap/misc/write_hex.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/misc/write_hex.c - - - bsp/libwrap/stdlib/malloc.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/stdlib/malloc.c - - - bsp/libwrap/sys/_exit.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/_exit.c - - - bsp/libwrap/sys/close.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/close.c - - - bsp/libwrap/sys/execve.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/execve.c - - - bsp/libwrap/sys/fork.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/fork.c - - - bsp/libwrap/sys/fstat.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/fstat.c - - - bsp/libwrap/sys/getpid.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/getpid.c - - - bsp/libwrap/sys/isatty.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/isatty.c - - - bsp/libwrap/sys/kill.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/kill.c - - - bsp/libwrap/sys/link.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/link.c - - - bsp/libwrap/sys/lseek.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/lseek.c - - - bsp/libwrap/sys/open.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/open.c - - - bsp/libwrap/sys/openat.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/openat.c - - - bsp/libwrap/sys/puts.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/puts.c - - - bsp/libwrap/sys/read.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/read.c - - - bsp/libwrap/sys/sbrk.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/sbrk.c - - - bsp/libwrap/sys/stat.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/stat.c - - - bsp/libwrap/sys/stub.h - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/stub.h - - - bsp/libwrap/sys/times.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/times.c - - - bsp/libwrap/sys/unlink.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/unlink.c - - - bsp/libwrap/sys/wait.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/wait.c - - - bsp/libwrap/sys/weak_under_alias.h - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/weak_under_alias.h - - - bsp/libwrap/sys/write.c - 1 - PARENT-3-PROJECT_LOC/bsp/libwrap/sys/write.c - - - bsp/include/sifive/devices/aon.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/aon.h - - - bsp/include/sifive/devices/clint.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/clint.h - - - bsp/include/sifive/devices/gpio.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/gpio.h - - - bsp/include/sifive/devices/otp.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/otp.h - - - bsp/include/sifive/devices/plic.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/plic.h - - - bsp/include/sifive/devices/prci.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/prci.h - - - bsp/include/sifive/devices/pwm.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/pwm.h - - - bsp/include/sifive/devices/spi.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/spi.h - - - bsp/include/sifive/devices/uart.h - 1 - PARENT-3-PROJECT_LOC/bsp/include/sifive/devices/uart.h - - - diff --git a/FreedomStudio/E51FPGA/performance_counters/e51arty-xsvd.json b/FreedomStudio/E51FPGA/performance_counters/e51arty-xsvd.json deleted file mode 100644 index aac7a77..0000000 --- a/FreedomStudio/E51FPGA/performance_counters/e51arty-xsvd.json +++ /dev/null @@ -1,1230 +0,0 @@ -{ - "schemaVersion": "0.2.4", - "contentVersion": "0.2.0", - "headerVersion": "0.2.0", - "device": { - "e51arty": { - "displayName": "Core Complex E51 Arty", - "description": "SiFive’s E51 is a synthesised version of Core Complex E31 running on the Arty board.", - "supplier": { - "name": "sifive", - "id": "1", - "displayName": "SiFive", - "fullName": "SiFive, Inc.", - "contact": "info@sifive.com" - }, - "busWidth": "64", - "resetMask": "all", - "resetValue": "0x0000000000000000", - "access": "rw", - "headerGuardPrefix": "SIFIVE_DEVICES_ARTY_E51_", - "headerTypePrefix": "sifive_e51arty_", - "headerInterruptPrefix": "sifive_e51arty_interrupt_global_", - "headerInterruptEnumPrefix": "riscv_interrupts_global_", - "revision": "r0p0", - "numInterrupts": "26", - "priorityBits": "3", - "regWidth": "32", - "cores": { - "e51": { - "harts": "1", - "isa": "RV64IMAC", - "isaVersion": "2.2", - "mpu": "pmp", - "mmu": "none", - "localInterrupts": { - "machine_software": { - "description": "Machine Software Interrupt", - "value": "3" - }, - "machine_timer": { - "description": "Machine Timer Interrupt", - "value": "7" - }, - "machine_ext": { - "description": "Machine External Interrupt", - "value": "11" - }, - "0": { - "description": "Local Interrupt 0", - "value": "16" - }, - "1": { - "description": "Local Interrupt 1", - "value": "17" - }, - "2": { - "description": "Local Interrupt 2", - "value": "18" - }, - "3": { - "description": "Local Interrupt 3", - "value": "19" - }, - "4": { - "description": "Local Interrupt 4", - "value": "20" - }, - "5": { - "description": "Local Interrupt 5", - "value": "21" - }, - "6": { - "description": "Local Interrupt 6", - "value": "22" - }, - "7": { - "description": "Local Interrupt 7", - "value": "23" - }, - "8": { - "description": "Local Interrupt 8", - "value": "24" - }, - "9": { - "description": "Local Interrupt 9", - "value": "25" - }, - "10": { - "description": "Local Interrupt 10", - "value": "26" - }, - "11": { - "description": "Local Interrupt 11", - "value": "27" - }, - "12": { - "description": "Local Interrupt 12", - "value": "28" - }, - "13": { - "description": "Local Interrupt 13", - "value": "29" - }, - "14": { - "description": "Local Interrupt 14", - "value": "30" - }, - "15": { - "description": "Local Interrupt 15", - "value": "31" - } - }, - "numLocalInterrupts": "16" - } - }, - "peripherals": { - "clint": { - "description": "Core Complex Local Interruptor (CLINT) Peripheral", - "baseAddress": "0x02000000", - "size": "0x10000", - "registers": { - "msip": { - "description": "MSIP (Machine-mode Software Interrupts) Register per Hart", - "addressOffset": "0x0000", - "arraySize": "1" - }, - "mtimecmp": { - "description": "Machine Time Compare Registers per Hart", - "addressOffset": "0x4000", - "arraySize": "1", - "regWidth": "64" - }, - "mtime": { - "description": "Machine Time Register", - "addressOffset": "0xBFF8", - "access": "r", - "regWidth": "64" - } - } - }, - "plic": { - "description": "Platform-Level Interrupt Controller (PLIC) Peripheral", - "baseAddress": "0x0C000000", - "size": "0x4000000", - "registers": { - "priorities": { - "arraySize": "27", - "description": "Interrupt Priorities Registers; 0 is reserved.", - "addressOffset": "0x0000", - "fields": { - "value": { - "description": "The priority for a given global interrupt", - "bitOffset": "0", - "bitWidth": "3", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "pendings": { - "arraySize": "16", - "description": "Interrupt Pending Bits Registers", - "addressOffset": "0x1000", - "access": "r" - } - }, - "clusters": { - "enablestarget0": { - "description": "Hart 0 Interrupt Enable Bits", - "addressOffset": "0x00002000", - "clusters": { - "m": { - "addressOffset": "0x0000", - "description": "Hart 0 M-mode Interrupt Enable Bits", - "registers": { - "enables": { - "arraySize": "16", - "description": "Interrupt Enable Bits Registers", - "addressOffset": "0x0000" - } - } - } - } - }, - "target0": { - "description": "Hart 0 Interrupt Thresholds", - "addressOffset": "0x00200000", - "clusters": { - "m": { - "addressOffset": "0x0000", - "description": "Hart 0 M-Mode Interrupt Threshold", - "registers": { - "threshold": { - "description": "The Priority Threshold Register", - "addressOffset": "0x0000", - "fields": { - "value": { - "description": "The priority threshold value", - "bitOffset": "0", - "bitWidth": "3", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "claimcomplete": { - "description": "The Interrupt Claim/Completion Register", - "addressOffset": "0x0004" - } - } - } - } - } - }, - "interrupts": { - "switch0": { - "description": "SWITCH 0 Interrupt", - "value": "2" - }, - "switch1": { - "description": "SWITCH 1 Interrupt", - "value": "3" - }, - "switch2": { - "description": "SWITCH 2 Interrupt", - "value": "4" - }, - "switch3": { - "description": "SWITCH 3 Interrupt", - "value": "5" - } - } - }, - "gpio": { - "description": "General Purpose Input/Output Controller (GPIO) Peripheral", - "baseAddress": "0x20002000", - "size": "0x1000", - "registers": { - "value": { - "description": "Pin Value Register", - "addressOffset": "0x000", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Value Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "inputen": { - "description": "Pin Input Enable Register", - "addressOffset": "0x004", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Pin Input Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "outputen": { - "description": "Pin Output Enable Register", - "addressOffset": "0x008", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Pin Output Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "port": { - "description": "Output Port Value Register", - "addressOffset": "0x00C", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Output Port Value Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "pue": { - "description": "Internal Pull-up Enable Register", - "addressOffset": "0x010", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Internal Pull-up Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "ds": { - "description": "Pin Drive Strength Register", - "addressOffset": "0x014", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Pin Drive Strength Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "riseie": { - "description": "Rise Interrupt Enable Register", - "addressOffset": "0x018", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Rise Interrupt Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "riseip": { - "description": "Rise Interrupt Pending Register", - "addressOffset": "0x01C", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Rise Interrupt Pending Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "fallie": { - "description": "Fall Interrupt Enable Register", - "addressOffset": "0x020", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Fall Interrupt Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "fallip": { - "description": "Fall Interrupt Pending Register", - "addressOffset": "0x024", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Fall Interrupt Pending Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "highie": { - "description": "High Interrupt Enable Register", - "addressOffset": "0x028", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "High Interrupt Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "highip": { - "description": "High Interrupt Pending Register", - "addressOffset": "0x02C", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "High Interrupt Pending Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "lowie": { - "description": "Low Interrupt Enable Register", - "addressOffset": "0x030", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Low Interrupt Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "lowip": { - "description": "Low Interrupt Pending Register", - "addressOffset": "0x034", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Low Interrupt Pending Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "iofen": { - "description": "HW I/O Function Enable Register", - "addressOffset": "0x038", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "HW I/O Function Enable Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "iofsel": { - "description": "HW I/O Function Select Register", - "addressOffset": "0x03C", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "HW I/O Function Select Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - }, - "outxor": { - "description": "Output XOR (invert) Register", - "addressOffset": "0x040", - "fields": { - "bit": { - "repeatGenerator": "0-31", - "description": "Output XOR Bit Field", - "bitOffset": "0", - "bitWidth": "1", - "headerName": "" - } - } - } - }, - "interrupts": { - "gpio0": { - "description": "GPIO0 Interrupt", - "value": "7" - }, - "gpio1": { - "description": "GPIO1 Interrupt", - "value": "8" - }, - "gpio2": { - "description": "GPIO2 Interrupt", - "value": "9" - }, - "gpio3": { - "description": "GPIO3 Interrupt", - "value": "10" - }, - "gpio4": { - "description": "GPIO4 Interrupt", - "value": "11" - }, - "gpio5": { - "description": "GPIO5 Interrupt", - "value": "12" - }, - "gpio6": { - "description": "GPIO6 Interrupt", - "value": "13" - }, - "gpio7": { - "description": "GPIO7 Interrupt", - "value": "14" - }, - "gpio8": { - "description": "GPIO8 Interrupt", - "value": "15" - }, - "gpio9": { - "description": "GPIO9 Interrupt", - "value": "16" - }, - "gpio10": { - "description": "GPIO10 Interrupt", - "value": "17" - }, - "gpio11": { - "description": "GPIO11 Interrupt", - "value": "18" - }, - "gpio12": { - "description": "GPIO12 Interrupt", - "value": "19" - }, - "gpio13": { - "description": "GPIO13 Interrupt", - "value": "20" - }, - "gpio14": { - "description": "GPIO14 Interrupt", - "value": "21" - }, - "gpio15": { - "description": "GPIO15 Interrupt", - "value": "22" - } - } - }, - "uart0": { - "description": "Universal Asynchronous Receiver/Transmitter (UART) Peripheral", - "baseAddress": "0x20000000", - "size": "0x1000", - "resetMask": "none", - "groupName": "uart", - "registers": { - "txdata": { - "description": "Transmit Data Register", - "addressOffset": "0x000", - "fields": { - "data": { - "description": "Transmit data", - "bitOffset": "0", - "bitWidth": "8" - }, - "full": { - "description": "Transmit FIFO full", - "bitOffset": "31", - "bitWidth": "1" - } - } - }, - "rxdata": { - "description": "Receive Data Register", - "addressOffset": "0x004", - "resetMask": "none", - "fields": { - "data": { - "description": "Received data", - "bitOffset": "0", - "bitWidth": "8", - "access": "r" - }, - "empty": { - "description": "Receive FIFO empty", - "bitOffset": "31", - "bitWidth": "1" - } - } - }, - "txctrl": { - "description": "Transmit Control Register ", - "addressOffset": "0x008", - "fields": { - "txen": { - "description": "Transmit enable", - "bitOffset": "0", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - }, - "nstop": { - "description": "Number of stop bits", - "bitOffset": "1", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - }, - "txcnt": { - "description": "Transmit watermark level", - "bitOffset": "16", - "bitWidth": "3", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "rxctrl": { - "description": "Receive Control Register", - "addressOffset": "0x00C", - "fields": { - "rxen": { - "description": "Receive enable", - "bitOffset": "0", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - }, - "rxcnt": { - "description": "Receive watermark level", - "bitOffset": "16", - "bitWidth": "3", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "ie": { - "description": "Interrupt Enable Register", - "addressOffset": "0x010", - "fields": { - "txwm": { - "description": "Transmit watermark interrupt enable", - "bitOffset": "0", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - }, - "rxwm": { - "description": "Receive watermark interrupt enable", - "bitOffset": "1", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "ip": { - "description": "Interrupt Pending Register", - "addressOffset": "0x014", - "access": "r", - "fields": { - "txwm": { - "description": "Transmit watermark interrupt pending", - "bitOffset": "0", - "bitWidth": "1" - }, - "rxwm": { - "description": "Receive watermark interrupt pending", - "bitOffset": "1", - "bitWidth": "1" - } - } - }, - "div": { - "description": "Baud Rate Divisor Register", - "addressOffset": "0x018", - "fields": { - "value": { - "description": "Baud rate divisor", - "bitOffset": "0", - "bitWidth": "16", - "resetMask": "all", - "resetValue": "0x0000FFFF" - } - } - } - }, - "interrupts": { - "uart0": { - "description": "UART0 Interrupt", - "value": "1" - } - } - }, - "spi0": { - "description": "Serial Peripheral Interface (SPI) Peripheral", - "baseAddress": "0x20004000", - "size": "0x1000", - "resetMask": "none", - "groupName": "spi", - "registers": { - "sckdiv": { - "description": "Serial clock divisor Register", - "addressOffset": "0x000", - "fields": { - "scale": { - "description": "Divisor for serial clock", - "bitOffset": "0", - "bitWidth": "12", - "resetMask": "all", - "resetValue": "0x003" - } - } - }, - "sckmode": { - "description": "Serial Clock Mode Register", - "addressOffset": "0x004", - "fields": { - "pha": { - "description": "Serial clock phase", - "bitOffset": "0", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - }, - "pol": { - "description": "Serial clock polarity", - "bitOffset": "1", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "csid": { - "description": "Chip Select ID Register", - "addressOffset": "0x010", - "resetMask": "all", - "resetValue": "0x00000000" - }, - "csdef": { - "description": "Chip Select Default Register", - "addressOffset": "0x014", - "resetMask": "all", - "resetValue": "0x00000001" - }, - "csmode": { - "description": "Chip Select Mode Register", - "addressOffset": "0x018", - "fields": { - "mode": { - "description": "Chip select mode", - "bitOffset": "0", - "bitWidth": "2", - "resetMask": "all", - "resetValue": "0x0", - "enumerations": { - "csmode-enum": { - "description": "Chip Select Modes Enumeration", - "values": { - "0": { - "displayName": "auto", - "description": "Assert/de-assert CS at the beginning/end of each frame" - }, - "*": { - "displayName": "reserved" - }, - "2": { - "displayName": "hold", - "description": "Keep CS continuously asserted after the initial frame" - }, - "3": { - "displayName": "off", - "description": "Disable hardware control of the CS pin" - } - } - } - } - } - } - }, - "delay0": { - "description": "Delay Control 0 Register", - "addressOffset": "0x028", - "fields": { - "cssck": { - "description": "CS to SCK Delay", - "bitOffset": "0", - "bitWidth": "8", - "resetMask": "all", - "resetValue": "0x01" - }, - "sckcs": { - "description": "SCK to CS Delay", - "bitOffset": "16", - "bitWidth": "8", - "resetMask": "all", - "resetValue": "0x01" - } - } - }, - "delay1": { - "description": "Delay Control 1 Register", - "addressOffset": "0x02C", - "fields": { - "intercs": { - "description": "Minimum CS inactive time", - "bitOffset": "0", - "bitWidth": "8", - "resetMask": "all", - "resetValue": "0x01" - }, - "interxfr": { - "description": "Maximum interframe delay", - "bitOffset": "16", - "bitWidth": "8", - "resetMask": "all", - "resetValue": "0x01" - } - } - }, - "fmt": { - "description": "Frame Format Register", - "addressOffset": "0x040", - "fields": { - "proto": { - "description": "SPI Protocol", - "bitOffset": "0", - "bitWidth": "2", - "resetMask": "all", - "resetValue": "0x0", - "enumerations": { - "proto-enum": { - "description": "SPI Protocol Enumeration", - "values": { - "0": { - "displayName": "single", - "description": "DQ0 (MOSI), DQ1 (MISO)" - }, - "1": { - "displayName": "dual", - "description": "DQ0, DQ1" - }, - "2": { - "displayName": "quad", - "description": "DQ0, DQ1, DQ2, DQ3" - }, - "*": { - "displayName": "reserved" - } - } - } - } - }, - "endian": { - "description": "SPI endianness", - "bitOffset": "2", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0", - "enumerations": { - "endian-enum": { - "description": "SPI Endianness Enumeration", - "values": { - "0": { - "displayName": "msb", - "description": "Transmit most-significant bit (MSB) first" - }, - "1": { - "displayName": "lsb", - "description": "Transmit least-significant bit (LSB) first" - } - } - } - } - }, - "dir": { - "description": "SPI I/O Direction", - "bitOffset": "3", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x1", - "enumerations": { - "dir-enum": { - "description": "SPI I/O Direction Enumeration", - "values": { - "0": { - "displayName": "rx", - "description": "For dual and quad protocols, the DQ pins are tri-stated. For the single protocol, the DQ0 pin is driven with the transmit data as normal." - }, - "1": { - "displayName": "tx", - "description": "The receive FIFO is not populated." - } - } - } - } - }, - "len": { - "description": "Number of bits per frame", - "bitOffset": "16", - "bitWidth": "4", - "resetMask": "all", - "resetValue": "0x8" - } - } - }, - "txdata": { - "description": "Tx FIFO Data Register", - "addressOffset": "0x048", - "fields": { - "data": { - "description": "Transmit data", - "bitOffset": "0", - "bitWidth": "8", - "resetMask": "all", - "resetValue": "0x00" - }, - "full": { - "description": "FIFO full flag", - "bitOffset": "31", - "bitWidth": "1", - "access": "r" - } - } - }, - "rxdata": { - "description": "Rx FIFO Data Register", - "addressOffset": "0x04C", - "resetMask": "none", - "access": "r", - "fields": { - "data": { - "description": "Received data", - "bitOffset": "0", - "bitWidth": "8" - }, - "empty": { - "description": "FIFO empty flag", - "bitOffset": "31", - "bitWidth": "1" - } - } - }, - "txmark": { - "description": "Tx FIFO Watermark Register", - "addressOffset": "0x050", - "fields": { - "value": { - "description": "Transmit watermark", - "bitOffset": "0", - "bitWidth": "3", - "resetMask": "all", - "resetValue": "0x1" - } - } - }, - "rxmark": { - "description": "Rx FIFO Watermark Register", - "addressOffset": "0x054", - "fields": { - "value": { - "description": "Receive watermark", - "bitOffset": "0", - "bitWidth": "3", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "fctrl": { - "description": "Flash Interface Control Register", - "addressOffset": "0x060", - "fields": { - "en": { - "description": "SPI Flash Mode Select", - "bitOffset": "0", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x1" - } - } - }, - "ffmt": { - "description": "Flash Instruction Format Register", - "addressOffset": "0x064", - "fields": { - "cmden": { - "description": "Enable sending of command", - "bitOffset": "0", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x1" - }, - "addrlen": { - "description": "Number of address bytes(0 to 4)", - "bitOffset": "1", - "bitWidth": "3", - "resetMask": "all", - "resetValue": "0x3" - }, - "padcnt": { - "description": "Number of dummy cycles", - "bitOffset": "4", - "bitWidth": "4", - "resetMask": "all", - "resetValue": "0x0" - }, - "cmdproto": { - "description": "Protocol for transmitting command", - "bitOffset": "8", - "bitWidth": "2", - "resetMask": "all", - "resetValue": "0x0" - }, - "addrproto": { - "description": "Protocol for transmitting address and padding", - "bitOffset": "10", - "bitWidth": "2", - "resetMask": "all", - "resetValue": "0x0" - }, - "dataproto": { - "description": "Protocol for receiving data bytes", - "bitOffset": "12", - "bitWidth": "2", - "resetMask": "all", - "resetValue": "0x0" - }, - "cmdcode": { - "description": "Value of command byte", - "bitOffset": "16", - "bitWidth": "8", - "resetMask": "all", - "resetValue": "0x03" - }, - "padcode": { - "description": "First 8 bits to transmit during dummy cycles", - "bitOffset": "24", - "bitWidth": "8", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "ie": { - "description": "Interrupt Enable Register", - "addressOffset": "0x070", - "fields": { - "txwm": { - "description": "Transmit watermark enable", - "bitOffset": "0", - "bitWidth": "1", - "access": "r", - "resetMask": "all", - "resetValue": "0x0" - }, - "rxwm": { - "description": "Receive watermark enable", - "bitOffset": "1", - "bitWidth": "1", - "access": "r", - "resetMask": "all", - "resetValue": "0x0" - } - } - }, - "ip": { - "description": "Interrupt Pending Register", - "addressOffset": "0x074", - "fields": { - "txwm": { - "description": "Transmit watermark pending", - "bitOffset": "0", - "bitWidth": "1", - "access": "r" - }, - "rxwm": { - "description": "Receive watermark pending", - "bitOffset": "1", - "bitWidth": "1", - "access": "r" - } - } - } - }, - "interrupts": { - "spi0": { - "description": "SPI0 Interrupt", - "value": "6" - } - } - }, - "pwm0": { - "description": "Pulse-Width Modulation (PWM) Peripheral", - "baseAddress": "0x20005000", - "size": "0x1000", - "resetMask": "none", - "groupName": "pwm", - "registers": { - "cfg": { - "description": "Configuration Register", - "addressOffset": "0x000", - "fields": { - "scale": { - "description": "Counter scale", - "bitOffset": "0", - "bitWidth": "4" - }, - "sticky": { - "description": "Sticky - disallow clearing pwmcmpXip bits", - "bitOffset": "8", - "bitWidth": "1" - }, - "zerocmp": { - "description": "Zero - counter resets to zero after match", - "bitOffset": "9", - "bitWidth": "1" - }, - "deglitch": { - "description": "Deglitch - latch pwmcmpXip within same cycle", - "bitOffset": "10", - "bitWidth": "1" - }, - "enalways": { - "description": "Enable always - run continuously", - "bitOffset": "12", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - }, - "enoneshot": { - "description": "enable one shot - run one cycle", - "bitOffset": "13", - "bitWidth": "1", - "resetMask": "all", - "resetValue": "0x0" - }, - "cmp0center": { - "description": "PWM0 Compare Center", - "bitOffset": "16", - "bitWidth": "1" - }, - "cmp1center": { - "description": "PWM1 Compare Center", - "bitOffset": "17", - "bitWidth": "1" - }, - "cmp2center": { - "description": "PWM2 Compare Center", - "bitOffset": "18", - "bitWidth": "1" - }, - "cmp3center": { - "description": "PWM3 Compare Center", - "bitOffset": "19", - "bitWidth": "1" - }, - "cmp0gang": { - "description": "PWM0/PWM1 Compare Gang", - "bitOffset": "24", - "bitWidth": "1" - }, - "cmp1gang": { - "description": "PWM1/PWM2 Compare Gang", - "bitOffset": "25", - "bitWidth": "1" - }, - "cmp2gang": { - "description": "PWM2/PWM3 Compare Gang", - "bitOffset": "26", - "bitWidth": "1" - }, - "cmp3gang": { - "description": "PWM3/PWM0 Compare Gang", - "bitOffset": "27", - "bitWidth": "1" - }, - "cmp0ip": { - "description": "PWM0 Interrupt Pending", - "bitOffset": "28", - "bitWidth": "1" - }, - "cmp1ip": { - "description": "PWM1 Interrupt Pending", - "bitOffset": "29", - "bitWidth": "1" - }, - "cmp2ip": { - "description": "PWM2 Interrupt Pending", - "bitOffset": "30", - "bitWidth": "1" - }, - "cmp3ip": { - "description": "PWM3 Interrupt Pending", - "bitOffset": "31", - "bitWidth": "1" - } - } - }, - "count": { - "description": "Configuration Register", - "addressOffset": "0x008" - }, - "scale": { - "description": "Scale Register", - "addressOffset": "0x010", - "fields": { - "value": { - "description": "Compare value", - "bitOffset": "0", - "bitWidth": "8" - } - } - }, - "cmp": { - "arraySize": "4", - "description": "Compare Registers", - "addressOffset": "0x020", - "fields": { - "value": { - "description": "Compare value", - "bitOffset": "0", - "bitWidth": "8" - } - } - } - }, - "interrupts": { - "pwm0cmp0": { - "description": "PWM0 Compare 0 Interrupt", - "value": "23" - }, - "pwm0cmp1": { - "description": "PWM0 Compare 1 Interrupt", - "value": "24" - }, - "pwm0cmp2": { - "description": "PWM0 Compare 2 Interrupt", - "value": "25" - }, - "pwm0cmp3": { - "description": "PWM0 Compare 3 Interrupt", - "value": "26" - } - } - } - } - } - } -} \ No newline at end of file diff --git a/FreedomStudio/E51FPGA/performance_counters/performance_counters OpenOCD.launch b/FreedomStudio/E51FPGA/performance_counters/performance_counters OpenOCD.launch deleted file mode 100644 index 75f80ba..0000000 --- a/FreedomStudio/E51FPGA/performance_counters/performance_counters OpenOCD.launch +++ /dev/null @@ -1,60 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreedomStudio/E51FPGA/performance_counters/sifive-coreplexip-e51-arty.cfg b/FreedomStudio/E51FPGA/performance_counters/sifive-coreplexip-e51-arty.cfg deleted file mode 100644 index 8b382dc..0000000 --- a/FreedomStudio/E51FPGA/performance_counters/sifive-coreplexip-e51-arty.cfg +++ /dev/null @@ -1,31 +0,0 @@ -# JTAG adapter setup -adapter_khz 10000 - -interface ftdi -ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-TINY-H" -ftdi_vid_pid 0x15ba 0x002a - -ftdi_layout_init 0x0808 0x0a1b -ftdi_layout_signal nSRST -oe 0x0200 -#ftdi_layout_signal nTRST -data 0x0100 -oe 0x0100 -ftdi_layout_signal LED -data 0x0800 - -set _CHIPNAME riscv -jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x20000001 - -set _TARGETNAME $_CHIPNAME.cpu - -target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME -$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1 - -# Un-comment these two flash lines if you have a SPI flash and want to write -# it. -flash bank spi0 fespi 0x40000000 0 0 0 $_TARGETNAME.0 0x20004000 -init -if {[ info exists pulse_srst]} { - ftdi_set_signal nSRST 0 - ftdi_set_signal nSRST z -} -halt -flash protect 0 64 last off -echo "Ready for Remote Connections" -- cgit v1.2.3