From e18401806b38ca0f60394780191df4b72cb2f88a Mon Sep 17 00:00:00 2001 From: Bunnaroath Sou Date: Mon, 25 Feb 2019 18:57:35 -0800 Subject: Adding readme to bsp targets for E20, E21, E31/Arty, S51/Arty --- bsp/coreip-e20/README.md | 6 ++++++ 1 file changed, 6 insertions(+) create mode 100644 bsp/coreip-e20/README.md (limited to 'bsp/coreip-e20') diff --git a/bsp/coreip-e20/README.md b/bsp/coreip-e20/README.md new file mode 100644 index 0000000..5e19221 --- /dev/null +++ b/bsp/coreip-e20/README.md @@ -0,0 +1,6 @@ +The SiFive E20 Standard Core is an extremely efficient implementation of the E2 Series configured for very low area and power. The E20 brings the power of the RISC-V software ecosystem to efficiently address traditional 8-bit and 32-bit microcontroller applications such as IoT, Analog Mixed Signal, and Programmable Finite State Machines. + +This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports: + - 1 hart with RV32IMC core + - 4 hardware breakpoints + - Physical Mempory Protectin with 4 regions -- cgit v1.2.3 From 2ee3eec227ca11e0355358aa553b4618fff50bd9 Mon Sep 17 00:00:00 2001 From: Kevin Mills Date: Tue, 26 Feb 2019 08:02:01 -0800 Subject: Add corrected formatting for bullet lists Markdown bullet lists should: (1) have a blank line before and after the list; (2) start each list item at the beginning of the line (no leading white-space) The markdown processor in Freedom Studio enforces these standards and does not render correctly otherwise. --- bsp/coreip-e20/README.md | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) (limited to 'bsp/coreip-e20') diff --git a/bsp/coreip-e20/README.md b/bsp/coreip-e20/README.md index 5e19221..4c9fe1a 100644 --- a/bsp/coreip-e20/README.md +++ b/bsp/coreip-e20/README.md @@ -1,6 +1,7 @@ The SiFive E20 Standard Core is an extremely efficient implementation of the E2 Series configured for very low area and power. The E20 brings the power of the RISC-V software ecosystem to efficiently address traditional 8-bit and 32-bit microcontroller applications such as IoT, Analog Mixed Signal, and Programmable Finite State Machines. This core target is suitable with Verilog RTL for verification and running application software building on top of freedom-metal libraries. The target supports: - - 1 hart with RV32IMC core - - 4 hardware breakpoints - - Physical Mempory Protectin with 4 regions + +- 1 hart with RV32IMC core +- 4 hardware breakpoints +- Physical Mempory Protectin with 4 regions -- cgit v1.2.3 From cbda1f5070e04de7ed3770d5dfd2e4f9abfc84b0 Mon Sep 17 00:00:00 2001 From: Bunnaroath Sou Date: Wed, 27 Feb 2019 15:46:57 -0800 Subject: Spellcheck correction readme for bsp targets for E20, E21, E31/Arty, S51/Arty --- bsp/coreip-e20/README.md | 1 - 1 file changed, 1 deletion(-) (limited to 'bsp/coreip-e20') diff --git a/bsp/coreip-e20/README.md b/bsp/coreip-e20/README.md index 4c9fe1a..f908327 100644 --- a/bsp/coreip-e20/README.md +++ b/bsp/coreip-e20/README.md @@ -4,4 +4,3 @@ This core target is suitable with Verilog RTL for verification and running appli - 1 hart with RV32IMC core - 4 hardware breakpoints -- Physical Mempory Protectin with 4 regions -- cgit v1.2.3