blob: 85e9b4fc36789cd925bac349d3ec4c7d2bb385b2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
|
/* Copyright 2019 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */
/* ----------------------------------- */
/* ----------------------------------- */
#ifndef ASSEMBLY
#include <metal/machine/platform.h>
#ifdef __METAL_MACHINE_MACROS
#ifndef MACROS_IF_COREIP_E20_RTL__METAL_H
#define MACROS_IF_COREIP_E20_RTL__METAL_H
#ifndef __METAL_CLINT_NUM_PARENTS
#define __METAL_CLINT_NUM_PARENTS 0
#endif
#ifndef __METAL_PLIC_SUBINTERRUPTS
#define __METAL_PLIC_SUBINTERRUPTS 0
#endif
#ifndef __METAL_PLIC_NUM_PARENTS
#define __METAL_PLIC_NUM_PARENTS 0
#endif
#define __METAL_CLIC_SUBINTERRUPTS 48
#ifndef __METAL_CLIC_SUBINTERRUPTS
#define __METAL_CLIC_SUBINTERRUPTS 0
#endif
#endif /* MACROS_IF_COREIP_E20_RTL__METAL_H*/
#else /* ! __METAL_MACHINE_MACROS */
#ifndef MACROS_ELSE_COREIP_E20_RTL__METAL_H
#define MACROS_ELSE_COREIP_E20_RTL__METAL_H
#define METAL_MAX_CLINT_INTERRUPTS 0
#define __METAL_CLINT_NUM_PARENTS 0
#define __METAL_PLIC_SUBINTERRUPTS 0
#define METAL_MAX_PLIC_INTERRUPTS 0
#define __METAL_PLIC_NUM_PARENTS 0
#define __METAL_INTERRUPT_CONTROLLER_2000000_INTERRUPTS 3
#define __METAL_CLIC_SUBINTERRUPTS 48
#define METAL_MAX_CLIC_INTERRUPTS 3
#define __METAL_LOCAL_EXTERNAL_INTERRUPTS_0_INTERRUPTS 32
#define METAL_MAX_LOCAL_EXT_INTERRUPTS 32
#define METAL_MAX_GLOBAL_EXT_INTERRUPTS 0
#define METAL_MAX_GPIO_INTERRUPTS 0
#define METAL_MAX_UART_INTERRUPTS 0
#include <metal/drivers/fixed-clock.h>
#include <metal/memory.h>
#include <metal/drivers/riscv_cpu.h>
#include <metal/pmp.h>
#include <metal/drivers/sifive_clic0.h>
#include <metal/drivers/sifive_local-external-interrupts0.h>
#include <metal/drivers/sifive_test0.h>
struct metal_memory __metal_dt_mem_testram_20000000;
/* From cpu@0 */
struct __metal_driver_cpu __metal_dt_cpu_0;
struct __metal_driver_riscv_cpu_intc __metal_dt_cpu_0_interrupt_controller;
/* From interrupt_controller@2000000 */
struct __metal_driver_sifive_clic0 __metal_dt_interrupt_controller_2000000;
/* From local_external_interrupts_0 */
struct __metal_driver_sifive_local_external_interrupts0 __metal_dt_local_external_interrupts_0;
/* From teststatus@4000 */
struct __metal_driver_sifive_test0 __metal_dt_teststatus_4000;
/* --------------------- fixed_clock ------------ */
/* --------------------- fixed_factor_clock ------------ */
/* --------------------- sifive_clint0 ------------ */
/* --------------------- cpu ------------ */
static inline int __metal_driver_cpu_hartid(struct metal_cpu *cpu)
{
if ((uintptr_t)cpu == (uintptr_t)&__metal_dt_cpu_0) {
return 0;
}
else {
return -1;
}
}
static inline int __metal_driver_cpu_timebase(struct metal_cpu *cpu)
{
if ((uintptr_t)cpu == (uintptr_t)&__metal_dt_cpu_0) {
return 1000000;
}
else {
return 0;
}
}
static inline struct metal_interrupt * __metal_driver_cpu_interrupt_controller(struct metal_cpu *cpu)
{
if ((uintptr_t)cpu == (uintptr_t)&__metal_dt_cpu_0) {
return &__metal_dt_cpu_0_interrupt_controller.controller;
}
else {
return NULL;
}
}
static inline int __metal_driver_cpu_num_pmp_regions(struct metal_cpu *cpu)
{
if ((uintptr_t)cpu == (uintptr_t)&__metal_dt_cpu_0) {
return 0;
}
else {
return 0;
}
}
/* --------------------- sifive_plic0 ------------ */
/* --------------------- sifive_clic0 ------------ */
static inline unsigned long __metal_driver_sifive_clic0_control_base(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_interrupt_controller_2000000) {
return METAL_SIFIVE_CLIC0_2000000_BASE_ADDRESS;
}
else {
return 0;
}
}
static inline unsigned long __metal_driver_sifive_clic0_control_size(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_interrupt_controller_2000000) {
return METAL_SIFIVE_CLIC0_2000000_SIZE;
}
else {
return 0;
}
}
static inline int __metal_driver_sifive_clic0_num_interrupts(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_interrupt_controller_2000000) {
return METAL_MAX_CLIC_INTERRUPTS;
}
else {
return 0;
}
}
static inline struct metal_interrupt * __metal_driver_sifive_clic0_interrupt_parent(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_interrupt_controller_2000000) {
return (struct metal_interrupt *)&__metal_dt_cpu_0_interrupt_controller.controller;
}
else {
return NULL;
}
}
static inline int __metal_driver_sifive_clic0_interrupt_lines(struct metal_interrupt *controller, int idx)
{
if (idx == 0) {
return 3;
}
else if (idx == 1) {
return 3;
}
else if (idx == 2) {
return 7;
}
else if (idx == 3) {
return 11;
}
else {
return 0;
}
}
static inline int __metal_driver_sifive_clic0_max_levels(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_interrupt_controller_2000000) {
return METAL_SIFIVE_CLIC0_2000000_SIFIVE_NUMLEVELS;
}
else {
return 0;
}
}
static inline int __metal_driver_sifive_clic0_num_subinterrupts(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_interrupt_controller_2000000) {
return METAL_SIFIVE_CLIC0_2000000_SIFIVE_NUMINTS;
}
else {
return 0;
}
}
static inline int __metal_driver_sifive_clic0_num_intbits(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_interrupt_controller_2000000) {
return METAL_SIFIVE_CLIC0_2000000_SIFIVE_NUMINTBITS;
}
else {
return 0;
}
}
/* --------------------- sifive_local_external_interrupts0 ------------ */
static inline struct metal_interrupt * __metal_driver_sifive_local_external_interrupts0_interrupt_parent(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_local_external_interrupts_0) {
return (struct metal_interrupt *)&__metal_dt_interrupt_controller_2000000.controller;
}
else {
return NULL;
}
}
static inline int __metal_driver_sifive_local_external_interrupts0_num_interrupts(struct metal_interrupt *controller)
{
if ((uintptr_t)controller == (uintptr_t)&__metal_dt_local_external_interrupts_0) {
return METAL_MAX_LOCAL_EXT_INTERRUPTS;
}
else {
return 0;
}
}
static inline int __metal_driver_sifive_local_external_interrupts0_interrupt_lines(struct metal_interrupt *controller, int idx)
{
if (idx == 0) {
return 0;
}
else if (idx == 1) {
return 1;
}
else if (idx == 2) {
return 2;
}
else if (idx == 3) {
return 3;
}
else if (idx == 4) {
return 4;
}
else if (idx == 5) {
return 5;
}
else if (idx == 6) {
return 6;
}
else if (idx == 7) {
return 7;
}
else if (idx == 8) {
return 8;
}
else if (idx == 9) {
return 9;
}
else if (idx == 10) {
return 10;
}
else if (idx == 11) {
return 11;
}
else if (idx == 12) {
return 12;
}
else if (idx == 13) {
return 13;
}
else if (idx == 14) {
return 14;
}
else if (idx == 15) {
return 15;
}
else if (idx == 16) {
return 16;
}
else if (idx == 17) {
return 17;
}
else if (idx == 18) {
return 18;
}
else if (idx == 19) {
return 19;
}
else if (idx == 20) {
return 20;
}
else if (idx == 21) {
return 21;
}
else if (idx == 22) {
return 22;
}
else if (idx == 23) {
return 23;
}
else if (idx == 24) {
return 24;
}
else if (idx == 25) {
return 25;
}
else if (idx == 26) {
return 26;
}
else if (idx == 27) {
return 27;
}
else if (idx == 28) {
return 28;
}
else if (idx == 29) {
return 29;
}
else if (idx == 30) {
return 30;
}
else if (idx == 31) {
return 31;
}
else {
return 0;
}
}
/* --------------------- sifive_global_external_interrupts0 ------------ */
/* --------------------- sifive_gpio0 ------------ */
/* --------------------- sifive_gpio_button ------------ */
/* --------------------- sifive_gpio_led ------------ */
/* --------------------- sifive_gpio_switch ------------ */
/* --------------------- sifive_spi0 ------------ */
/* --------------------- sifive_test0 ------------ */
static inline unsigned long __metal_driver_sifive_test0_base( )
{
return 16384;
}
static inline unsigned long __metal_driver_sifive_test0_size( )
{
return 4096;
}
/* --------------------- sifive_uart0 ------------ */
/* --------------------- sifive_fe310_g000_hfrosc ------------ */
/* --------------------- sifive_fe310_g000_hfxosc ------------ */
/* --------------------- sifive_fe310_g000_pll ------------ */
/* --------------------- sifive_fe310_g000_prci ------------ */
/* --------------------- sifive_fu540_c000_l2 ------------ */
#define __METAL_DT_MAX_MEMORIES 1
asm (".weak __metal_memory_table");
struct metal_memory *__metal_memory_table[] = {
&__metal_dt_mem_testram_20000000};
#define __METAL_DT_MAX_HARTS 1
asm (".weak __metal_cpu_table");
struct __metal_driver_cpu *__metal_cpu_table[] = {
&__metal_dt_cpu_0};
/* From interrupt_controller@2000000 */
#define __METAL_DT_SIFIVE_CLIC0_HANDLE (&__metal_dt_interrupt_controller_2000000.controller)
#define __METAL_DT_INTERRUPT_CONTROLLER_2000000_HANDLE (&__metal_dt_interrupt_controller_2000000.controller)
/* From local_external_interrupts_0 */
#define __METAL_DT_SIFIVE_LOCAL_EXINTR0_HANDLE (&__metal_dt_local_external_interrupts_0.irc)
#define __METAL_DT_LOCAL_EXTERNAL_INTERRUPTS_0_HANDLE (&__metal_dt_local_external_interrupts_0.irc)
#define __MEE_DT_MAX_GPIOS 0
asm (".weak __metal_gpio_table");
struct __metal_driver_sifive_gpio0 *__metal_gpio_table[] = {
NULL };
#define __METAL_DT_MAX_BUTTONS 0
asm (".weak __metal_button_table");
struct __metal_driver_sifive_gpio_button *__metal_button_table[] = {
NULL };
#define __METAL_DT_MAX_LEDS 0
asm (".weak __metal_led_table");
struct __metal_driver_sifive_gpio_led *__metal_led_table[] = {
NULL };
#define __METAL_DT_MAX_SWITCHES 0
asm (".weak __metal_switch_table");
struct __metal_driver_sifive_gpio_switch *__metal_switch_table[] = {
NULL };
#define __METAL_DT_MAX_SPIS 0
asm (".weak __metal_spi_table");
struct __metal_driver_sifive_spi0 *__metal_spi_table[] = {
NULL };
/* From teststatus@4000 */
#define __METAL_DT_SHUTDOWN_HANDLE (&__metal_dt_teststatus_4000.shutdown)
#define __METAL_DT_TESTSTATUS_4000_HANDLE (&__metal_dt_teststatus_4000.shutdown)
#endif /* MACROS_ELSE_COREIP_E20_RTL__METAL_H*/
#endif /* ! __METAL_MACHINE_MACROS */
#endif /* ! ASSEMBLY */
|