summaryrefslogtreecommitdiff
path: root/bsp/coreip-e76-arty/design.dts
blob: bf72b334e64af68a52ba667b1cc102e27e5da082 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "SiFive,FE710G-dev", "fe710-dev", "sifive-dev";
	model = "SiFive,FE710G";
	L21: aliases {
		serial0 = &L13;
	};
	L16: chosen {
                stdout-path = "/soc/serial@20000000:115200";
                metal,entry = <&L14 0x400000>;
	};
	L20: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		L6: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,bullet0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <128>;
			d-cache-size = <32768>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <128>;
			i-cache-size = <32768>;
			next-level-cache = <&L14 &L15>;
			reg = <0x0>;
			riscv,isa = "rv32imafc";
			status = "okay";
			timebase-frequency = <1000000>;
                        hardware-exec-breakpoint-count = <4>;
			L4: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L15: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x10000000>;
	};
	L19: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "SiFive,FE710G-soc", "fe710-soc", "sifive-soc", "simple-bus";
		ranges;
		L2: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L4 3 &L4 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L3: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			interrupts-extended = <&L4 65535>;
			reg = <0x0 0x1000>;
			reg-names = "control";
		};
		L0: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L10: global-external-interrupts {
                        compatible = "sifive,global-external-interrupts0";
			interrupt-parent = <&L1>;
			interrupts = <21 22 23 24>;
		};
		L17: gpio@10060000 {
			#gpio-cells = <2>;
			#interrupt-cells = <2>;
			compatible = "sifive,gpio0", "sifive,gpio1";
			gpio-controller;
			interrupt-controller;
			interrupt-parent = <&L1>;
			interrupts = <27 28 29 30>;
			reg = <0x10060000 0x1000>;
			reg-names = "control";
		};
		L7: gpio@20002000 {
			#gpio-cells = <2>;
			#interrupt-cells = <2>;
			compatible = "sifive,gpio0", "sifive,gpio1";
			gpio-controller;
			interrupt-controller;
			interrupt-parent = <&L1>;
			interrupts = <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16>;
			reg = <0x20002000 0x1000>;
			reg-names = "control";
		};
		L1: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L4 11>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <30>;
		};
		L8: pwm@20005000 {
			compatible = "sifive,pwm0";
			interrupt-parent = <&L1>;
			interrupts = <17 18 19 20>;
			reg = <0x20005000 0x1000>;
			reg-names = "control";
		};
		L11: rom@1000 {
			compatible = "sifive,modeselect0";
			reg = <0x1000 0x1000>;
			reg-names = "mem";
		};
		L13: serial@20000000 {
			clocks = <&L12>;
			compatible = "sifive,uart0";
			interrupt-parent = <&L1>;
			interrupts = <25>;
			reg = <0x20000000 0x1000>;
			reg-names = "control";
		};
		L14: spi@20004000 {
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&L12>;
			compatible = "sifive,spi0";
			interrupt-parent = <&L1>;
			interrupts = <26>;
			reg = <0x20004000 0x1000 0x40000000 0x20000000>;
			reg-names = "control", "mem";
		};
               	led@0red {
                       	compatible = "sifive,gpio-leds";
                       	label = "LD0red";
                       	gpios = <&L17 0>;
                       	linux,default-trigger = "none";
               	};
                led@0green {
                       	compatible = "sifive,gpio-leds";
                        label = "LD0green";
                        gpios = <&L17 1>;
                        linux,default-trigger = "none";
                };
                led@0blue {
                     	compatible = "sifive,gpio-leds";
                        label = "LD0blue";
                        gpios = <&L17 2>;
                        linux,default-trigger = "none";
                };
                button@0 {
                       	compatible = "sifive,gpio-buttons";
                        label = "BTN0";
                        gpios = <&L17 4>;
                        interrupts-extended = <&L10 0>;
                        linux,code = "none";
                };
                button@1 {
                       	compatible = "sifive,gpio-buttons";
                        label = "BTN1";
                        gpios = <&L17 5>;
                        interrupts-extended = <&L10 1>;
                        linux,code = "none";
                };
                button@2 {
                       	compatible = "sifive,gpio-buttons";
                        label = "BTN2";
                        gpios = <&L17 6>;
                        interrupts-extended = <&L10 2>;
                        linux,code = "none";
                };
                button@3 {
                       	compatible = "sifive,gpio-buttons";
                        label = "BTN3";
                        gpios = <&L17 7>;
                        interrupts-extended = <&L10 3>;
                        linux,code = "none";
                };
                switch@0 {
                        compatible = "sifive,gpio-switches";
                        label = "SW0";
                        interrupts-extended = <&L10 0>;
                        linux,code = "none";
                };
                switch@1 {
                        compatible = "sifive,gpio-switches";
                        label = "SW1";
                        interrupts-extended = <&L10 1>;
                        linux,code = "none";
                };
                switch@2 {
                        compatible = "sifive,gpio-switches";
                        label = "SW2";
                        interrupts-extended = <&L10 2>;
                        linux,code = "none";
                };
                switch@3 {
                        compatible = "sifive,gpio-switches";
                        label = "SW3";
                        interrupts-extended = <&L10 3>;
                        linux,code = "none";
                };
                L9: teststatus@4000 {
                        compatible = "sifive,test0";
                        reg = <0x4000 0x1000>;
                        reg-names = "control";
                };
		L12: tlclk {
			#clock-cells = <0>;
			clock-frequency = <32500000>;
			clock-output-names = "tlclk";
			compatible = "fixed-clock";
		};
	};
};