summaryrefslogtreecommitdiff
path: root/bsp/coreip-s51-arty/README.md
blob: 6d6c04fc5e80a4602879f3a93ed62bf6b0c9b935 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
The SiFive S51 Standard Core is a 64-bit embedded processor, fully compliant with the RISC-V ISA. A small-footprint, low-power design makes the S51 ideal for devices that require a tiny system controller in a larger 64-bit SoC. The S51 can also be used as a standalone controller for networking, storage, or other high-performance embedded applications

This FPGA core target is ideal maker and hobbist to develop running application software building on top of freedom-metal libraries. The target supports:
        - 1 hart with RV64IMAC core
        - 4 hardware breakpoints
        - Physical Mempory Protectin with 8 regions
        - 16 local interrupts signal that can be connected to off core complex devices
        - Up to 255 PLIC interrupt signals that can be connected to off core complex devices, with 7 priority levels
	- GPIO memory with 16 interrupt lines
	- SPI memory with 1 intterupt line
	- Serial port with 1 interrupt line
	- 4 RGB LEDS
	- 4 Buttons and 4 Switches