summaryrefslogtreecommitdiff
path: root/bsp/coreip-u54-rtl/README.md
blob: cd3414992f06ea2f4974d3de86e8bea87827a913 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
The SiFive U54 Standard Core is a single-core instantiation of the world’s first RISC-V application processor, capable of supporting full-featured operating systems such as Linux.

The U54 is ideal for low-cost Linux applications such as IoT nodes and gateways, point-of-sale, and networking.

This target features:

- 1 RV64GC U54 Application Core
- 16KB L1 I-cache with ECC
- 16KB L1 D-cache with ECC
- 8 Region Physical Memory Protection
- 48 Local Interrupts per core
- Sv39 Virtual Memory support with 38 Physical Address bits
- Integrated 128KB L2 Cache with ECC
- Real-time capabilities
- CLINT for multi-core timer and software interrupts
- PLIC with support for up to 128 interrupts with 7 priority levels
- Debug with instruction trace