summaryrefslogtreecommitdiff
path: root/bsp/qemu-sifive-s51/README.md
blob: 7825a9870eec786a8faa0170fd090039353f43bc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
SiFive QEMU S51 is a virtual development platform matching the Freedom S510. It’s the best way to start prototyping and developing your RISC‑V applications.

This target is ideal for getting familiarize with RISC-V ISA instructions set and freedom-metal libraries. It supports:

- 1 hart with RV64IMAC core
- 4 hardware breakpoints
- 16 local interrupts signal that can be connected to off core complex devices
- Up to 127 PLIC interrupt signals that can be connected to off core complex devices, with 7 priority levels
- GPIO memory with 16 interrupt lines
- SPI memory with 1 interrupt line
- Serial port with 1 interrupt line
- 1 RGB LEDS

This BSP matches the QEMU code in https://github.com/sifive/riscv-qemu/tree/riscv-qemu-3.1